A test structure set for on-wafer 3D-TRL calibration

Manuel Potércau, A. Curutchet, R. D’Esposito, M. De matos, S. Frégonèse, T. Zimmer
{"title":"A test structure set for on-wafer 3D-TRL calibration","authors":"Manuel Potércau, A. Curutchet, R. D’Esposito, M. De matos, S. Frégonèse, T. Zimmer","doi":"10.1109/ICMTS.2016.7476182","DOIUrl":null,"url":null,"abstract":"This paper presents a new test structure set for on-wafer 3D-TRL calibration. It permits to define the reference plane below the Back-End-of-Line on Metal 1 level. Only one additional test structure is necessary to account for the coupling between input and output ports. Measurement accuracy below 1fF has been achieved.","PeriodicalId":344487,"journal":{"name":"2016 International Conference on Microelectronic Test Structures (ICMTS)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-03-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 International Conference on Microelectronic Test Structures (ICMTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2016.7476182","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This paper presents a new test structure set for on-wafer 3D-TRL calibration. It permits to define the reference plane below the Back-End-of-Line on Metal 1 level. Only one additional test structure is necessary to account for the coupling between input and output ports. Measurement accuracy below 1fF has been achieved.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一套用于晶圆上3D-TRL校准的测试结构
本文提出了一种用于晶圆上3D-TRL校准的新型测试结构。它允许在金属1水平上定义后端线以下的参考平面。只需要一个额外的测试结构来考虑输入和输出端口之间的耦合。测量精度已达到1fF以下。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Test structures to support the development and process verification of microelectrodes for high temperature operation in molten salts New power-gating architectures using nonvolatile retention: Comparative study of nonvolatile power-gating (NVPG) and normally-off architectures for SRAM Test structures of LASCR device for RF ESD protection in nanoscale CMOS process Test structures for the characterisation of conductive carbon produced from photoresist Transistor self-heating correction and thermal conductance extraction using only DC data
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1