Investigations on advanced soldering mechanisms for transient liquid phase soldering (TLPS) in power electronics

A. Syed-Khaja, J. Franke
{"title":"Investigations on advanced soldering mechanisms for transient liquid phase soldering (TLPS) in power electronics","authors":"A. Syed-Khaja, J. Franke","doi":"10.1109/ESTC.2014.6962773","DOIUrl":null,"url":null,"abstract":"This paper gives an overview of the optimization of the present state-of-the-art soldering technologies for diffusion soldering in power electronics, in particular for Transient liquid phase soldering (TLPS) with enhancements in process conditions to reduce the void percentage in the interconnections and at the same time accelerate the rate of intermetallic phase (IMP) formation. Addressing the difficulties in realizing a void-free TLPS joint in large-area die-attach in power electronics, the variations in soldering process parameters like temperature, pressure and time are discussed. The complete transformation of thin Sn-Cu solder interlayers (15-20μm) into Cu6Sn5 and Cu3Sn IMPs and related void information for varying solder profile variants have been explained. To evaluate the potential for TLPS process, the advanced reflow soldering mechanisms like vacuum vapor-phase soldering and over-pressure convection soldering have been investigated. Depending on the void percentages and IMP formation rate, an optimized interconnection process has been introduced which is capable of realizing TLPS joints with convectional electronic production equipment.","PeriodicalId":299981,"journal":{"name":"Proceedings of the 5th Electronics System-integration Technology Conference (ESTC)","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 5th Electronics System-integration Technology Conference (ESTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESTC.2014.6962773","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

This paper gives an overview of the optimization of the present state-of-the-art soldering technologies for diffusion soldering in power electronics, in particular for Transient liquid phase soldering (TLPS) with enhancements in process conditions to reduce the void percentage in the interconnections and at the same time accelerate the rate of intermetallic phase (IMP) formation. Addressing the difficulties in realizing a void-free TLPS joint in large-area die-attach in power electronics, the variations in soldering process parameters like temperature, pressure and time are discussed. The complete transformation of thin Sn-Cu solder interlayers (15-20μm) into Cu6Sn5 and Cu3Sn IMPs and related void information for varying solder profile variants have been explained. To evaluate the potential for TLPS process, the advanced reflow soldering mechanisms like vacuum vapor-phase soldering and over-pressure convection soldering have been investigated. Depending on the void percentages and IMP formation rate, an optimized interconnection process has been introduced which is capable of realizing TLPS joints with convectional electronic production equipment.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
电力电子瞬态液相焊接(TLPS)先进焊接机制的研究
本文概述了目前最先进的焊接技术的优化,用于电力电子器件的扩散焊接,特别是瞬态液相焊接(TLPS),通过改进工艺条件来减少互连中的空隙率,同时加快金属间相(IMP)的形成速度。针对电力电子领域大面积贴装中实现无空洞TLPS接头的困难,讨论了焊接工艺参数如温度、压力和时间的变化。解释了薄Sn-Cu钎料中间层(15-20μm)完全转变为Cu6Sn5和Cu3Sn IMPs以及不同钎料形状变化的相关空洞信息。为了评估TLPS工艺的潜力,研究了真空气相焊和超压对流焊等先进的回流焊机制。根据空穴率和IMP形成速率的不同,提出了一种优化的连接工艺,可以实现传统电子生产设备的TLPS接头。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of an electro-optical circuit board technology with embedded single-mode glass waveguide layer Influence of soft sensor chip bonds on the formation of wire bond interconnections Integrated printed hybrid electronics on paper Flip-chip bonding processes with low volume SoP technology Reliability performance of Au-Sn and Cu-Sn wafer level SLID bonds for MEMS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1