On delay-untestable paths and stuck-fault redundancy

S. Majumder, V. Agrawal, M. Bushnell
{"title":"On delay-untestable paths and stuck-fault redundancy","authors":"S. Majumder, V. Agrawal, M. Bushnell","doi":"10.1109/VTEST.1998.670868","DOIUrl":null,"url":null,"abstract":"We explore non-robust untestability of paths based on redundant stuck-at faults. Such untestability classification is necessary for a path to be ignored in timing verification and delay testing. A recent result states that redundant stuck-at-0 (s-a-0) and stuck-at-1 (s-a-1) faults of a line imply untestability of rising and falling delay faults, respectively, for all paths through that line. We find that this result only establishes robust untestability of paths. Starting with known examples, where a non-robust test can exist for some paths that pass through the site of a redundant stuck-at fault, we examine various classes of stuck-at fault redundancies. We prove that: (1) an unexcitable or undrivable redundant s-a-0 (s-a-1) fault will make all paths through the fault site non-robustly delay-untestable for rising (falling) transition, and (2) an unobservable fault site (causing both s-a-0 and s-a-1 faults to be redundant) can only classify the passing paths as robustly delay-untestable, Finally, we show that two singly-untestable paths, passing through the sites of separate redundant single stuck-at faults, may form a multiply-testable pair of paths provided the two redundant single stuck-at faults have a multi-fault test.","PeriodicalId":128521,"journal":{"name":"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)","volume":"81 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTEST.1998.670868","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

We explore non-robust untestability of paths based on redundant stuck-at faults. Such untestability classification is necessary for a path to be ignored in timing verification and delay testing. A recent result states that redundant stuck-at-0 (s-a-0) and stuck-at-1 (s-a-1) faults of a line imply untestability of rising and falling delay faults, respectively, for all paths through that line. We find that this result only establishes robust untestability of paths. Starting with known examples, where a non-robust test can exist for some paths that pass through the site of a redundant stuck-at fault, we examine various classes of stuck-at fault redundancies. We prove that: (1) an unexcitable or undrivable redundant s-a-0 (s-a-1) fault will make all paths through the fault site non-robustly delay-untestable for rising (falling) transition, and (2) an unobservable fault site (causing both s-a-0 and s-a-1 faults to be redundant) can only classify the passing paths as robustly delay-untestable, Finally, we show that two singly-untestable paths, passing through the sites of separate redundant single stuck-at faults, may form a multiply-testable pair of paths provided the two redundant single stuck-at faults have a multi-fault test.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
延迟不可测试路径和卡故障冗余
我们研究了基于冗余卡滞故障的路径的非鲁棒不可测性。这种不可测性分类是在时序验证和延迟测试中忽略路径所必需的。最近的一个结果表明,线路的冗余卡在0 (s-a-0)和卡在1 (s-a-1)故障意味着对于通过该线路的所有路径,分别具有上升和下降延迟故障的不可测性。我们发现这个结果只建立了路径的鲁棒不可测性。从已知的例子开始,其中对于通过冗余卡在故障站点的某些路径可能存在非鲁棒性测试,我们检查各种类型的卡在故障冗余。我们证明:(1)不可激发或不可驱动的冗余s-a-0 (s-a-1)故障将使通过故障站点的所有路径对于上升(下降)过渡都具有非鲁棒延迟不可测试性,(2)不可观测的故障站点(导致s-a-0和s-a-1故障都是冗余的)只能将通过路径分类为鲁棒延迟不可测试性。最后,我们证明了两条单不可测试路径,通过单独的冗余单卡故障站点,如果两个冗余的单卡故障具有多故障测试,则可以形成可多次测试的路径对。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An approach to modeling and testing memories and its application to CAMs Novel single and double output TSC Berger code checkers A novel routing algorithm for MCM substrate verification using single-ended probe Towards simultaneous delay-fault built-in self-test and partial-scan insertion Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1