0.525/spl mu/m/sup 2/ 6T-SRAM bit cell using 45nm fully-depleted SOI CMOS technology with metal gate, high k dielectric and elevated source/drain on 300mm wafers
A. Vandooren, C. Hobbs, O. Faynot, P. Perreau, S. Denorme, C. Fenouillet-Béranger, C. Gallon, C. Morin, A. Zauner, G. lmbert, H. Bernard, P. Garnier, L. Gabette, M. Broekaart, M. Aminpur, S. Barnola, N. Loubet, D. Dutartre, T. Korman, G. Chabanne, F. Martin, Y. Le Tiec, N. Gierczynski, S. Smith, C. Laviron, M. Bidaud, I. Pouilloux, D. Bensahel, T. Skotnicki, H. Mingam, A. Wild
{"title":"0.525/spl mu/m/sup 2/ 6T-SRAM bit cell using 45nm fully-depleted SOI CMOS technology with metal gate, high k dielectric and elevated source/drain on 300mm wafers","authors":"A. Vandooren, C. Hobbs, O. Faynot, P. Perreau, S. Denorme, C. Fenouillet-Béranger, C. Gallon, C. Morin, A. Zauner, G. lmbert, H. Bernard, P. Garnier, L. Gabette, M. Broekaart, M. Aminpur, S. Barnola, N. Loubet, D. Dutartre, T. Korman, G. Chabanne, F. Martin, Y. Le Tiec, N. Gierczynski, S. Smith, C. Laviron, M. Bidaud, I. Pouilloux, D. Bensahel, T. Skotnicki, H. Mingam, A. Wild","doi":"10.1109/SOI.2005.1563595","DOIUrl":null,"url":null,"abstract":"A low power 45nm fully-depleted SOI technology is demonstrated for the first time on 300mm SOI wafers, using direct metal gate on high k dielectric and selective silicon epitaxy. Short p-channel devices exhibit very good performance. SRAM bit cells are fully functional down to 0.525/spl mu/m/sup 2/ with good SNM and low leakage.","PeriodicalId":116606,"journal":{"name":"2005 IEEE International SOI Conference Proceedings","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2005.1563595","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
A low power 45nm fully-depleted SOI technology is demonstrated for the first time on 300mm SOI wafers, using direct metal gate on high k dielectric and selective silicon epitaxy. Short p-channel devices exhibit very good performance. SRAM bit cells are fully functional down to 0.525/spl mu/m/sup 2/ with good SNM and low leakage.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
