Logic synthesis in a CAE design environment-a tutorial

O. Levia, R. Sullivan, J. Southard, R. McCann
{"title":"Logic synthesis in a CAE design environment-a tutorial","authors":"O. Levia, R. Sullivan, J. Southard, R. McCann","doi":"10.1109/ASIC.1990.186079","DOIUrl":null,"url":null,"abstract":"Logic synthesis is defined with respect to its input and output, and the flow of data and control in a logic synthesis system is described. Each individual step in such a system is described in detail and the function of each such step is defined. The transformation that the design representation goes through is defined and it is shown how user information and control serves to direct the synthesis process. Emphasis is placed on the input to the synthesis process (the design representation), the control a user has over the synthesis process, and how technology-specific information (library) is used in such a process. Examples from an existing logic synthesis system are used to clarify these points.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"224 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186079","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Logic synthesis is defined with respect to its input and output, and the flow of data and control in a logic synthesis system is described. Each individual step in such a system is described in detail and the function of each such step is defined. The transformation that the design representation goes through is defined and it is shown how user information and control serves to direct the synthesis process. Emphasis is placed on the input to the synthesis process (the design representation), the control a user has over the synthesis process, and how technology-specific information (library) is used in such a process. Examples from an existing logic synthesis system are used to clarify these points.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
CAE设计环境中的逻辑综合-教程
从输入和输出两个方面定义了逻辑综合,并描述了逻辑综合系统中的数据和控制流程。详细描述了这种系统中的每个单独步骤,并定义了每个这样的步骤的功能。定义了设计表示所经历的转换,并展示了用户信息和控制如何指导合成过程。重点放在合成过程的输入(设计表示)、用户对合成过程的控制,以及在这样的过程中如何使用特定于技术的信息(库)。从一个现有的逻辑综合系统的例子来阐明这些观点
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1