Local Repair Signature Handling for Repairable Memories

R. Tekumalla, Prakash Krishnamoorthy
{"title":"Local Repair Signature Handling for Repairable Memories","authors":"R. Tekumalla, Prakash Krishnamoorthy","doi":"10.1109/NATW.2014.10","DOIUrl":null,"url":null,"abstract":"A repairable memory cell consists of repair logic and a memory repair register (MRR) which holds the signature for memory repair. Every time a repairable memory is powered on, the memory repair register is programmed by transferring the memory repair signature from a nonvolatile memory such an EPROM into MRR. During repair signature programming, the MRR of all memories in the design are wired together to load the signature in a serial fashion. For example, if there are three memories in the design with an 8 bit MRR each, then each of these three MRR's will be configured to shift in a 24-bit signature in a serial fashion. During the course of normal operation, memories are frequently shutdown to reduce power consumption, while some part of the design remains operational. When these memories are powered back on, the MRR's must be reprogrammed for proper memory operation. This work provides an elegant mechanism to hold these MRR signatures in a shadow register which can later be used to reprogram the MRR to make the memories operational. The method provides a mechanism for loading each of the memories' MRR's in parallel, allowing faster system bring up.","PeriodicalId":283155,"journal":{"name":"2014 IEEE 23rd North Atlantic Test Workshop","volume":"221 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-05-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE 23rd North Atlantic Test Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NATW.2014.10","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A repairable memory cell consists of repair logic and a memory repair register (MRR) which holds the signature for memory repair. Every time a repairable memory is powered on, the memory repair register is programmed by transferring the memory repair signature from a nonvolatile memory such an EPROM into MRR. During repair signature programming, the MRR of all memories in the design are wired together to load the signature in a serial fashion. For example, if there are three memories in the design with an 8 bit MRR each, then each of these three MRR's will be configured to shift in a 24-bit signature in a serial fashion. During the course of normal operation, memories are frequently shutdown to reduce power consumption, while some part of the design remains operational. When these memories are powered back on, the MRR's must be reprogrammed for proper memory operation. This work provides an elegant mechanism to hold these MRR signatures in a shadow register which can later be used to reprogram the MRR to make the memories operational. The method provides a mechanism for loading each of the memories' MRR's in parallel, allowing faster system bring up.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
可修复内存的本地修复签名处理
一个可修复的记忆单元由修复逻辑和一个存储修复签名的记忆修复寄存器(MRR)组成。每次可修复存储器通电时,通过将存储器修复签名从非易失性存储器(如EPROM)传输到MRR来对存储器修复寄存器进行编程。在修复签名编程期间,设计中所有存储器的MRR被连接在一起以串行方式加载签名。例如,如果设计中有三个内存,每个内存的MRR为8位,那么这三个MRR中的每一个都将被配置为以串行方式以24位签名移位。在正常运行过程中,存储器经常关闭以降低功耗,而设计的某些部分仍可运行。当这些存储器重新通电时,MRR必须重新编程以使存储器正常运行。这项工作提供了一种优雅的机制,将这些MRR签名保存在影子寄存器中,该影子寄存器稍后可用于重新编程MRR以使存储器可操作。该方法提供了一种并行加载每个存储器的MRR的机制,允许更快的系统启动。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Power System Fault Modeling/Simulation Protective Relay Testing and Simulation A New Test Vector Search Algorithm for a Single Stuck-at Fault Using Probabilistic Correlation On-chip Clock Testing and Frequency Measurement When Optimized N-Detect Test Sets are Biased: An Investigation of Cell-Aware-Type Faults and N-Detect Stuck-At ATPG Pattern Generation for Post-Silicon Timing Validation Considering Power Supply Noise
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1