Stress induced leakage current of tunnel oxide derived from flash memory read-disturb characteristics

S. Satoh, G. Hemink, F. Hatakeyama, S. Aritome
{"title":"Stress induced leakage current of tunnel oxide derived from flash memory read-disturb characteristics","authors":"S. Satoh, G. Hemink, F. Hatakeyama, S. Aritome","doi":"10.1109/ICMTS.1995.513953","DOIUrl":null,"url":null,"abstract":"This paper describes the characteristics of the stress induced leakage current of tunnel oxide derived from flash memory read-disturb characteristics. The following three items are newly observed. First, the threshold voltage shift (/spl Delta/Vth) of the memory cell under gate stress condition (read disturb condition) consists of two regions, a decay region and a steady state region. The decay region is due to both the initial trapping or detrapping of carriers in the tunnel oxide and the decay of the stress induced leakage current of the tunnel oxide. The steady state region is determined by the saturation of the stress induced leakage current of the tunnel oxide. Second, the read disturb life time is mainly determined by the steady state region for the oxide thickness of 5.7-10.6 nm investigated here. Third, a high temperature (125/spl deg/C) write/erase operation degrades the steady state region characteristics in comparison with room temperature (30/spl deg/C) operation. Therefore, accelerated write/erase tests can be carried out at higher operation temperatures.","PeriodicalId":432935,"journal":{"name":"Proceedings International Conference on Microelectronic Test Structures","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings International Conference on Microelectronic Test Structures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.1995.513953","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

This paper describes the characteristics of the stress induced leakage current of tunnel oxide derived from flash memory read-disturb characteristics. The following three items are newly observed. First, the threshold voltage shift (/spl Delta/Vth) of the memory cell under gate stress condition (read disturb condition) consists of two regions, a decay region and a steady state region. The decay region is due to both the initial trapping or detrapping of carriers in the tunnel oxide and the decay of the stress induced leakage current of the tunnel oxide. The steady state region is determined by the saturation of the stress induced leakage current of the tunnel oxide. Second, the read disturb life time is mainly determined by the steady state region for the oxide thickness of 5.7-10.6 nm investigated here. Third, a high temperature (125/spl deg/C) write/erase operation degrades the steady state region characteristics in comparison with room temperature (30/spl deg/C) operation. Therefore, accelerated write/erase tests can be carried out at higher operation temperatures.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
由闪存读扰特性导出的隧道氧化物应力诱发漏电流
本文介绍了由闪存读扰特性导出的隧道氧化物应力诱发漏电流的特性。新观察到以下三项。首先,栅极应力条件下(读干扰条件下)存储单元的阈值电压位移(/spl Delta/Vth)由两个区域组成,即衰减区和稳态区。衰减区域是由于隧道氧化物中载流子的初始捕获或脱捕获以及隧道氧化物的应力诱发泄漏电流的衰减。稳态区是由隧道氧化物的应力诱发泄漏电流的饱和程度决定的。其次,在5.7 ~ 10.6 nm的氧化层厚度范围内,读取干扰寿命主要由稳态区决定。第三,与室温(30/spl°C)操作相比,高温(125/spl°C)写/擦除操作会降低稳态区域特性。因此,可以在更高的操作温度下进行加速写/擦除测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new test structure to study electromigration at grain boundaries using the single-crystal aluminum interconnection Test structures for the evaluation of Si substrates Leak current characterization in high frequency operation of CMOS circuits fabricated on SOI substrate Test structure for determining the charge distribution in the oxide of MOS structure Modified transmission line pulse system and transistor test structures for the study of ESD
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1