“Low-temperature sintering of nanosilver paste for lead-free chip attach”

G. Lu
{"title":"“Low-temperature sintering of nanosilver paste for lead-free chip attach”","authors":"G. Lu","doi":"10.1109/IEMT.2012.6521798","DOIUrl":null,"url":null,"abstract":"European power module manufacturers pioneered the development of a silver sintering technology, called low-temperature joining technology (LTJT) for lead-free chip attach. Sintered chips on substrate are shown to have better performance and significantly higher reliability at chip junction temperature over 175°C. However, the European process is complex requiring pressure of 20 to 40 MPa to lower the sintering temperature of micron-size silver flakes/powder down to around 250°C. A nanomaterial technology involving the use of silver nanoparticles is described to achieve low-temperature sintering without any applied pressure. The nanosilver paste can be readily stencil-printed or dispensed on substrate for die-attach in air or controlled atmosphere at temperature below 260°C and under zero pressure with small power chips or low pressure of 3 MPa with large IGBT (Insulated Gate Bipolar Transistor) chips. Findings on the sintering behavior of the nanosilver paste and properties of the sintered joints are presented to demonstrate the nanosilver-enabled LTJT as a promising lead-free chip-attach solution with improved thermal and electrical performance and thermo-mechanical reliability of power devices and modules. As a specific application example, the nanosilver-enabled LTJT was used to make planar power modules in which both sides of the IGBT chips were bonded by the sintered nanosilver joint. The planar power modules have low parasitic inductances thus less ringing noises from the device-switching action and can be cooled from both sides of the devices to improve heat dissipation. Details on the design and processing of the double-side cooled power modules and test results on their electrical and thermal performance will be presented.","PeriodicalId":315408,"journal":{"name":"2012 35th IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT)","volume":"199 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 35th IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.2012.6521798","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

European power module manufacturers pioneered the development of a silver sintering technology, called low-temperature joining technology (LTJT) for lead-free chip attach. Sintered chips on substrate are shown to have better performance and significantly higher reliability at chip junction temperature over 175°C. However, the European process is complex requiring pressure of 20 to 40 MPa to lower the sintering temperature of micron-size silver flakes/powder down to around 250°C. A nanomaterial technology involving the use of silver nanoparticles is described to achieve low-temperature sintering without any applied pressure. The nanosilver paste can be readily stencil-printed or dispensed on substrate for die-attach in air or controlled atmosphere at temperature below 260°C and under zero pressure with small power chips or low pressure of 3 MPa with large IGBT (Insulated Gate Bipolar Transistor) chips. Findings on the sintering behavior of the nanosilver paste and properties of the sintered joints are presented to demonstrate the nanosilver-enabled LTJT as a promising lead-free chip-attach solution with improved thermal and electrical performance and thermo-mechanical reliability of power devices and modules. As a specific application example, the nanosilver-enabled LTJT was used to make planar power modules in which both sides of the IGBT chips were bonded by the sintered nanosilver joint. The planar power modules have low parasitic inductances thus less ringing noises from the device-switching action and can be cooled from both sides of the devices to improve heat dissipation. Details on the design and processing of the double-side cooled power modules and test results on their electrical and thermal performance will be presented.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
低温烧结无铅贴片用纳米银浆料
欧洲电源模块制造商率先开发了一种银烧结技术,称为低温连接技术(LTJT),用于无铅芯片连接。在晶片结温超过175°C时,基板上的烧结晶片表现出更好的性能和更高的可靠性。然而,欧洲的工艺很复杂,需要20到40 MPa的压力才能将微米级银片/银粉的烧结温度降低到250°C左右。描述了一种纳米材料技术,涉及使用银纳米颗粒来实现低温烧结,而无需任何施加压力。纳米银膏体可以很容易地在空气或受控气氛中印刷或涂敷在基板上,温度低于260°C,在零压力下使用小功率芯片或低压3 MPa使用大型IGBT(绝缘栅双极晶体管)芯片。通过对纳米银浆料的烧结行为和烧结接头性能的研究,证明了纳米银LTJT是一种很有前途的无铅贴片解决方案,可以提高功率器件和模块的热电性能和热机械可靠性。作为一个具体的应用实例,利用纳米银使能的LTJT制作平面功率模块,其中IGBT芯片的两侧通过烧结的纳米银接头连接。平面功率模块具有较低的寄生电感,因此较少来自器件开关动作的振铃噪声,并且可以从器件的两侧冷却以改善散热。介绍了双面冷却电源模块的设计和工艺,以及其电气和热性能的测试结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Interfacial reactions between Sn-3.8 Ag-0.7Cu solder and Ni-W alloy films Removal of flux residues from highly dense assemblies On the drop impact performance of IPDTM devices with different process technologies Pad bending improvement on copper wire bonding on NiP/Pd/Au bond pad Mold compound selection study for CMOS90 176 lead LQFP 24×24mm package
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1