Co-design of Thermal Management with System Architecture and Power Management for 3D ICs

Rishav Roy, Shidhartha Das, Benoît Labbé, R. Mathur, Supreet Jeloka
{"title":"Co-design of Thermal Management with System Architecture and Power Management for 3D ICs","authors":"Rishav Roy, Shidhartha Das, Benoît Labbé, R. Mathur, Supreet Jeloka","doi":"10.1109/ectc51906.2022.00044","DOIUrl":null,"url":null,"abstract":"The stacking of multiple dies to create 3D ICs has offered an attractive avenue to counter the slowing of Moore’s law. Stacking dies, however, leads to increased power densities that require effective heat extraction mechanisms. In this work, we perform thermal simulations to study the impact of stacking dies. The package is subject to air-based and liquid-based cooling solutions, under significantly different heat transfer coefficients. A case study is performed on a many-core 3D system to investigate the thermal impact of introducing dedicated low dropout regulators (LDOs) in 3D ICs. These LDOs enable percore dynamic voltage and frequency scaling (DVFS) for efficient power management but potentially add thermal hot spots. We also study the transient thermal behavior of a package subject to different cooling solutions, providing guidelines for thermal throttling. This study demonstrates that system architecture design guided by thermal considerations can effectively utilize the power management efficiencies of 3D ICs without exceeding thermal limits.","PeriodicalId":139520,"journal":{"name":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc51906.2022.00044","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The stacking of multiple dies to create 3D ICs has offered an attractive avenue to counter the slowing of Moore’s law. Stacking dies, however, leads to increased power densities that require effective heat extraction mechanisms. In this work, we perform thermal simulations to study the impact of stacking dies. The package is subject to air-based and liquid-based cooling solutions, under significantly different heat transfer coefficients. A case study is performed on a many-core 3D system to investigate the thermal impact of introducing dedicated low dropout regulators (LDOs) in 3D ICs. These LDOs enable percore dynamic voltage and frequency scaling (DVFS) for efficient power management but potentially add thermal hot spots. We also study the transient thermal behavior of a package subject to different cooling solutions, providing guidelines for thermal throttling. This study demonstrates that system architecture design guided by thermal considerations can effectively utilize the power management efficiencies of 3D ICs without exceeding thermal limits.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
3D集成电路的热管理与系统架构和电源管理协同设计
用多个晶片堆叠来制造3D集成电路提供了一个有吸引力的途径来对抗摩尔定律的放缓。然而,堆积模具会导致功率密度的增加,这需要有效的热提取机制。在这项工作中,我们进行了热模拟来研究堆积模具的影响。包是受空气和液体冷却解决方案,在显着不同的传热系数。在多核3D系统上进行了一个案例研究,以研究在3D ic中引入专用低差稳压器(ldo)的热影响。这些ldo支持动态电压和频率缩放(DVFS),以实现高效的电源管理,但可能会增加热热点。我们还研究了不同冷却方案下封装的瞬态热行为,为热节流提供指导。该研究表明,以热因素为指导的系统架构设计可以有效地利用3D集成电路的电源管理效率,而不会超过热限制。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Transient Thermal Modeling of Die Bond Process in Multiple Die Stacked Flash Memory Package Development and Application of the Moisture-Dependent Viscoelastic Model of Polyimide in Hygro-Thermo-Mechanical Analysis of Fan-Out Interconnect Superb sinterability of the Cu paste consisting of bimodal size distribution Cu nanoparticles for low-temperature and pressureless sintering of large-area die attachment and the sintering mechanism Demonstration of Substrate Embedded Ni-Zn Ferrite Core Solenoid Inductors Using a Photosensitive Glass Substrate A De-Embedding and Embedding Procedure for High-Speed Channel Eye Diagram Oscilloscope Measurement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1