Modeling strategy for post layout verification

Abstract

Guidelines for the development of portable switch-level VHDL gate models that can be extracted from netlists or layout files are presented. Using these models, a simulation model for a cell-based design can be obtained. The VHDL descriptions of the gates will properly model timing and loading effects. Modeling techniques and procedures for assembling larger models are presented.<>