Experimental study of tri-gate SOI-FinFET flash memory

Y. Liu, T. Kamei, T. Matsukawa, K. Endo, S. O'Uchi, J. Tsukada, H. Yamauchi, Y. Ishikawa, T. Hayashida, K. Sakamoto, A. Ogura, M. Masahara
{"title":"Experimental study of tri-gate SOI-FinFET flash memory","authors":"Y. Liu, T. Kamei, T. Matsukawa, K. Endo, S. O'Uchi, J. Tsukada, H. Yamauchi, Y. Ishikawa, T. Hayashida, K. Sakamoto, A. Ogura, M. Masahara","doi":"10.1109/SOI.2012.6404366","DOIUrl":null,"url":null,"abstract":"It was experimentally confirmed that smaller Vt variations, better SCE immunity and a large memory window are obtained in the TG type SOI-FinFET flash memories than the DG type ones. The highly suppressed over erase was confirmed in the split-gate FinFET flash memories. Introducing a thin thermal oxide layer on the FG is useful to improve the IPD layer quality.","PeriodicalId":306839,"journal":{"name":"2012 IEEE International SOI Conference (SOI)","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2012.6404366","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

It was experimentally confirmed that smaller Vt variations, better SCE immunity and a large memory window are obtained in the TG type SOI-FinFET flash memories than the DG type ones. The highly suppressed over erase was confirmed in the split-gate FinFET flash memories. Introducing a thin thermal oxide layer on the FG is useful to improve the IPD layer quality.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
三栅极SOI-FinFET闪存的实验研究
实验证实,TG型SOI-FinFET快闪存储器比DG型快闪存储器具有更小的Vt变化、更好的SCE免疫和更大的记忆窗口。在分栅FinFET闪存中证实了高度抑制的过擦除。在FG上引入薄的热氧化层有助于提高IPD层的质量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
BSIM-IMG: A Turnkey compact model for fully depleted technologies SOI tri-gate nanowire MOSFETs for ultra-low power LSI Key enabling processes for more-than-moore technologies High voltage SOI MESFETs at the 45nm technology node Cryogenic operation of double-gate FinFET and demonstration of analog circuit at 4.2K
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1