A High Throughput and Configurable Pseudo-random Number Extension Generator for Lattice-based Post-quantum Cryptography

Xiang Li, Dongsheng Liu, Ang Hu, Aobo Li, Shuo Yang, Jiahao Lu, Jianming Lei
{"title":"A High Throughput and Configurable Pseudo-random Number Extension Generator for Lattice-based Post-quantum Cryptography","authors":"Xiang Li, Dongsheng Liu, Ang Hu, Aobo Li, Shuo Yang, Jiahao Lu, Jianming Lei","doi":"10.1109/APCCAS55924.2022.10090267","DOIUrl":null,"url":null,"abstract":"Pseudo-random number extension and hashing limit the time for encryption and decryption in multiple lattice-based post-quantum cryptography (PQC). Keccak is a crucial part in pseudo-random number extension and hashing, being the most restrictive module. With the requirement of high-performance, it is important to implement a configurable Keccak core with flexibility and high throughput. In this paper, a novel structure of high throughput pseudo-random number extension generator is proposed. The method utilizes two-stage series round function circuits to reduce cycles in half. And benefiting from combining the p, π, σ, and I steps into a single step in the Keccak, the logic resource overhead is reduced. It can be configured to support multiple sampling strategies including central binomial distribution and rejection. This work is implemented on ZYNQ UltraScale+ FPGA platform with the highest throughput of 11.7Gbps. Compared to related works, the high-throughput and configurability make the proposed pseudo-random number extension generator suitable for various lattice-based cryptographic schemes.","PeriodicalId":243739,"journal":{"name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS55924.2022.10090267","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Pseudo-random number extension and hashing limit the time for encryption and decryption in multiple lattice-based post-quantum cryptography (PQC). Keccak is a crucial part in pseudo-random number extension and hashing, being the most restrictive module. With the requirement of high-performance, it is important to implement a configurable Keccak core with flexibility and high throughput. In this paper, a novel structure of high throughput pseudo-random number extension generator is proposed. The method utilizes two-stage series round function circuits to reduce cycles in half. And benefiting from combining the p, π, σ, and I steps into a single step in the Keccak, the logic resource overhead is reduced. It can be configured to support multiple sampling strategies including central binomial distribution and rejection. This work is implemented on ZYNQ UltraScale+ FPGA platform with the highest throughput of 11.7Gbps. Compared to related works, the high-throughput and configurability make the proposed pseudo-random number extension generator suitable for various lattice-based cryptographic schemes.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于格的后量子密码的高吞吐量可配置伪随机数扩展发生器
伪随机数扩展和散列限制了基于多格的后量子加密(PQC)的加解密时间。Keccak是伪随机数扩展和哈希的关键部分,是最具限制性的模块。随着高性能的要求,实现一个灵活、高吞吐量的可配置Keccak核心变得非常重要。本文提出了一种新的高吞吐量伪随机数扩展发生器结构。该方法利用两级串联圆功能电路将周期减少一半。得益于将p, π, σ和I步合并为Keccak中的单个步,逻辑资源开销减少了。它可以配置为支持多种采样策略,包括中心二项分布和拒绝。这项工作在ZYNQ UltraScale+ FPGA平台上实现,最高吞吐量为11.7Gbps。与相关工作相比,该伪随机数扩展生成器的高吞吐量和可配置性使其适用于各种基于格的密码方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Energy-Efficient Mixed-Bit ReRAM-based Computing-in-Memory CNN Accelerator with Fully Parallel Readout An Eigen-decomposition Free Method for Computing Graph Fourier Transform Centrality A 60-GHz CMOS Balanced Power Amplifier with Miniaturized Quadrature Hybrids Achieving 19.0-dBm Output Power and 24.4% Peak PAE A Vector Pair Based DWA Algorithm for Linearity Enhancement of CDACs in the NS-SAR ADC Optimal Evasive Path Planning with Velocity Constraint
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1