Recent progress and challenges for relay logic switch technology

T. Liu, L. Hutin, I. Chen, R. Nathanael, Yenhao Chen, M. Spencer, E. Alon
{"title":"Recent progress and challenges for relay logic switch technology","authors":"T. Liu, L. Hutin, I. Chen, R. Nathanael, Yenhao Chen, M. Spencer, E. Alon","doi":"10.1109/VLSIT.2012.6242452","DOIUrl":null,"url":null,"abstract":"The energy efficiency of CMOS technology is fundamentally limited by transistor off-state leakage (IOFF). Mechanical switches have zero IOFF and therefore could be advantageous for ultra-low-power digital logic applications. This paper discusses recent advancements in relay logic switch technology and current challenges which must be addressed to realize its promise.","PeriodicalId":266298,"journal":{"name":"2012 Symposium on VLSI Technology (VLSIT)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 Symposium on VLSI Technology (VLSIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2012.6242452","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

The energy efficiency of CMOS technology is fundamentally limited by transistor off-state leakage (IOFF). Mechanical switches have zero IOFF and therefore could be advantageous for ultra-low-power digital logic applications. This paper discusses recent advancements in relay logic switch technology and current challenges which must be addressed to realize its promise.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
继电器逻辑开关技术的最新进展与挑战
CMOS技术的能量效率从根本上受到晶体管失态泄漏(IOFF)的限制。机械开关的IOFF为零,因此对于超低功耗数字逻辑应用是有利的。本文讨论了继电器逻辑开关技术的最新进展以及实现其前景所必须解决的挑战。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Varistor-type bidirectional switch (JMAX>107A/cm2, selectivity∼104) for 3D bipolar resistive memory arrays Segmented-channel Si1−xGex/Si pMOSFET for improved ION and reduced variability High performance bulk planar 20nm CMOS technology for low power mobile applications Conductive filament scaling of TaOx bipolar ReRAM for long retention with low current operation Strain-induced performance enhancement of tri-gate and omega-gate nanowire FETs scaled down to 10nm Width
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1