A Single-Controller-Four-Output Analog-Assisted Digital LDO with Adaptive-Time-Multiplexing Control in 65-nm CMOS

Yasu Lu, Feng Chen, P. Mok
{"title":"A Single-Controller-Four-Output Analog-Assisted Digital LDO with Adaptive-Time-Multiplexing Control in 65-nm CMOS","authors":"Yasu Lu, Feng Chen, P. Mok","doi":"10.1109/ESSCIRC.2019.8902511","DOIUrl":null,"url":null,"abstract":"This paper presents a single-controller-four-output analog-assisted digital LDO which can regulate four output voltage domains by sharing only one digital controller with an adaptive-time-multiplexing control scheme. The area of the digital controller is 62% smaller compared to the sum of the digital controller area of four independent LDOs. An analog-assisted loop and a push-pull auxiliary loop are used to take over the control in steady state to save quiescent power, reduce output ripple and enhance the response speed. A prototype is fabricated in a 65nm CMOS process. An undershoot voltage of 100mV is measured with a 47mA/20ns load step, resulting a figure-of-merit as low as 0.12ps.","PeriodicalId":402948,"journal":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2019.8902511","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper presents a single-controller-four-output analog-assisted digital LDO which can regulate four output voltage domains by sharing only one digital controller with an adaptive-time-multiplexing control scheme. The area of the digital controller is 62% smaller compared to the sum of the digital controller area of four independent LDOs. An analog-assisted loop and a push-pull auxiliary loop are used to take over the control in steady state to save quiescent power, reduce output ripple and enhance the response speed. A prototype is fabricated in a 65nm CMOS process. An undershoot voltage of 100mV is measured with a 47mA/20ns load step, resulting a figure-of-merit as low as 0.12ps.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
65纳米CMOS单控制器四输出模拟辅助数字LDO自适应时间复用控制
本文提出了一种单控制器-四输出模拟辅助数字LDO,它采用自适应时间复用控制方案,通过共用一个数字控制器来调节四个输出电压域。数字控制器的面积比四个独立ldo的数字控制器面积之和小62%。采用模拟辅助回路和推挽辅助回路接管稳态控制,节省静态功率,减小输出纹波,提高响应速度。在65纳米CMOS工艺中制造了原型。用47mA/20ns负载步进测量100mV的欠冲电压,得到低至0.12ps的性能值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 78 fs RMS Jitter Injection-Locked Clock Multiplier Using Transformer-Based Ultra-Low-Power VCO An Integrated Programmable High-Voltage Bipolar Pulser With Embedded Transmit/Receive Switch for Miniature Ultrasound Probes Machine Learning Based Prior-Knowledge-Free Calibration for Split Pipelined-SAR ADCs with Open-Loop Amplifiers Achieving 93.7-dB SFDR An 18 dBm 155-180 GHz SiGe Power Amplifier Using a 4-Way T-Junction Combining Network A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1