A Low-Power Hardware Stack for Continuous Data Streaming from Telemetry Implants

2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) Pub Date : 2018-10-01 DOI:10.1109/NORCHIP.2018.8573522

Ilia Kempi, Nouman Ahmed, A. Hammer, Olaitan Olabode, Vishnu Unnikrishnan, M. Kosunen, J. Ryynänen

引用次数: 1

Abstract

This paper describes the hardware implementation of a custom communication protocol tailored for low-power telemetry data streaming over an inductive link. The application-specific features of typical RFID implementations such as random number generation and variable data rate support are omitted from the proposed implementation, focusing only on the continuous data transfer. The post-synthesis results of proposed communication scheme implemented on 28nm CMOS FDSOI process show power consumption of $3.11 \mu W$ while running from a 845.7 kHz clock and occupying 0.0048 mm2 of die area. The current implementation provides an uplink rate of 8 kbit/s, sufficient for streaming of 1-channel 1 kHz 12-bit sample recording.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

一种用于遥测植入物连续数据流的低功耗硬件堆栈

本文描述了在感应链路上为低功耗遥测数据流定制的通信协议的硬件实现。典型的RFID实现的特定应用特性，如随机数生成和可变数据速率支持，从提议的实现中省略，只关注连续的数据传输。在28nm CMOS FDSOI工艺上实现的通信方案的后合成结果显示，在845.7 kHz时钟下运行，功耗为3.11美元，占用0.0048 mm2的芯片面积。目前的实现提供了8 kbit/s的上行速率，足以满足1通道1 kHz 12位采样记录的流。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)

自引率

0.00%

发文量

期刊最新文献

FPGA Based Hybrid Computing Platform for ESS Linac Simulator Flying-Capacitor Bottom-Plate Sampling Scheme for Low-Power High-Resolution SAR ADCs CMOS photosensors for LIDAR A Design Approach for SiGe Low-Noise Amplifiers Using Wideband Input Matching Design and Implementation of 2D IDCT/IDST-Specific Accelerator on Heterogeneous Multicore Architecture