KUE-CHIP: a microprocessor for education of computer architecture and LSI design

H. Kanbara
{"title":"KUE-CHIP: a microprocessor for education of computer architecture and LSI design","authors":"H. Kanbara","doi":"10.1109/ASIC.1990.186160","DOIUrl":null,"url":null,"abstract":"KUE-CHIP (Kyoto University Education CHIP), an 8-bit microprocessor designed for LSI design courses at universities, is described. KUE-CHIP is useful for helping students understand how hardware operates in a microprocessor chip. KUE-CHIP was developed using commercial ASIC technology, It was found that KUE-CHIP was small scale and easily testable but had fundamental functions of commercial microprocessors.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"371 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186160","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

KUE-CHIP (Kyoto University Education CHIP), an 8-bit microprocessor designed for LSI design courses at universities, is described. KUE-CHIP is useful for helping students understand how hardware operates in a microprocessor chip. KUE-CHIP was developed using commercial ASIC technology, It was found that KUE-CHIP was small scale and easily testable but had fundamental functions of commercial microprocessors.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
KUE-CHIP:用于计算机体系结构和大规模集成电路设计教育的微处理器
KUE-CHIP(京都大学教育芯片),一个8位微处理器设计的LSI设计课程的大学,描述。KUE-CHIP有助于学生理解硬件如何在微处理器芯片中运行。KUE-CHIP采用商用专用集成电路(ASIC)技术开发,规模小,易于测试,但具有商用微处理器的基本功能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1