A test chip for MOS transistor capacitance characterization

R. Lorival, P. Nouet
{"title":"A test chip for MOS transistor capacitance characterization","authors":"R. Lorival, P. Nouet","doi":"10.1109/ICMTS.1995.513961","DOIUrl":null,"url":null,"abstract":"We present test chip for the capacitive characterization of MOS transistors. It allows one to measure accurately capacitances of the transistor and to identify the various components (i.e. gate-source, gate-bulk and gate-drain). From capacitance measurements, it is then possible to determine effective dimensions of the transistor (length and width) as well as gate oxide thickness. As Test Structures enable the measurement of very small capacitances, minimum dimension transistors are studied.","PeriodicalId":432935,"journal":{"name":"Proceedings International Conference on Microelectronic Test Structures","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings International Conference on Microelectronic Test Structures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.1995.513961","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

We present test chip for the capacitive characterization of MOS transistors. It allows one to measure accurately capacitances of the transistor and to identify the various components (i.e. gate-source, gate-bulk and gate-drain). From capacitance measurements, it is then possible to determine effective dimensions of the transistor (length and width) as well as gate oxide thickness. As Test Structures enable the measurement of very small capacitances, minimum dimension transistors are studied.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种MOS晶体管电容特性测试芯片
提出了一种用于MOS晶体管电容特性测试的芯片。它允许人们精确地测量晶体管的电容,并识别各种组件(即栅极源、栅极体和栅极漏极)。通过电容测量,就可以确定晶体管的有效尺寸(长度和宽度)以及栅极氧化物的厚度。由于测试结构能够测量非常小的电容,因此对最小尺寸晶体管进行了研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A new test structure to study electromigration at grain boundaries using the single-crystal aluminum interconnection Test structures for the evaluation of Si substrates Leak current characterization in high frequency operation of CMOS circuits fabricated on SOI substrate Test structure for determining the charge distribution in the oxide of MOS structure Modified transmission line pulse system and transistor test structures for the study of ESD
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1