IC calibration kits and de-embedding techniques for sub-mm-wave device characterization

M. Spirito, L. Galatro
{"title":"IC calibration kits and de-embedding techniques for sub-mm-wave device characterization","authors":"M. Spirito, L. Galatro","doi":"10.1109/CSICS.2017.8240449","DOIUrl":null,"url":null,"abstract":"In this paper, we describe a design and characterization flow to accurately extract the performance of high-speed devices, integrated in Silicon-based technologies. An EM-based technique to accurately derive the characteristic impedance of transmission lines embedded in lossy and multilayered substrates, is described. Further, this technique is employed to characterize lower metal levels transmission lines (i.e., M1) enabling to employ a direct calibration/de-embedding approach to properly define the measurement reference plane at the intrinsic device terminals, though a TRL based technique. Finally, the proposed calibration/de-embedding approach is employed to benchmark the performance of a SiGe HBT versus the HiCUM L2 predictions.","PeriodicalId":129729,"journal":{"name":"2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"8 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2017.8240449","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, we describe a design and characterization flow to accurately extract the performance of high-speed devices, integrated in Silicon-based technologies. An EM-based technique to accurately derive the characteristic impedance of transmission lines embedded in lossy and multilayered substrates, is described. Further, this technique is employed to characterize lower metal levels transmission lines (i.e., M1) enabling to employ a direct calibration/de-embedding approach to properly define the measurement reference plane at the intrinsic device terminals, though a TRL based technique. Finally, the proposed calibration/de-embedding approach is employed to benchmark the performance of a SiGe HBT versus the HiCUM L2 predictions.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
亚毫米波器件特性的集成电路校准套件和去嵌入技术
在本文中,我们描述了一个设计和表征流程,以准确地提取高速器件的性能,集成在硅基技术中。描述了一种基于电磁的技术,可以精确地推导出嵌入有损耗和多层衬底中的传输线的特性阻抗。此外,该技术还用于表征较低金属水平的传输线(即M1),从而能够采用直接校准/去嵌入方法,通过基于TRL的技术来正确定义固有设备终端的测量参考平面。最后,采用所提出的校准/去嵌入方法对SiGe HBT与HiCUM L2预测的性能进行基准测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Electro-thermal characterization of GaN HEMT on Si through selfconsistent energy balance-cellular Monte Carlo device simulations An AC coupled 10 Gb/s LVDS-compatible receiver with latched data biasing in 130 nm SiGe BiCMOS Raytheon high power density GaN technology UHF power conversion with GaN HEMT class-E2 topologies High speed data converters and their applications in optical communication system
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1