Packaging structures utilizing new `pinless' grid array technologies and vacuum well processes to provide enhanced reliability and circuit densities

Patrick O. Nunally
{"title":"Packaging structures utilizing new `pinless' grid array technologies and vacuum well processes to provide enhanced reliability and circuit densities","authors":"Patrick O. Nunally","doi":"10.1109/CICC.1989.56751","DOIUrl":null,"url":null,"abstract":"An innovative technology that yields greater VLSI/VHSIC packaging densities and reliability while meeting military requirements including solderability and inspectability. The approach is called pinless grid array (PLGA) technology. Its reliability is examined, and its capability for increasing radiation hardness of electronic systems is briefly discussed","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56751","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

An innovative technology that yields greater VLSI/VHSIC packaging densities and reliability while meeting military requirements including solderability and inspectability. The approach is called pinless grid array (PLGA) technology. Its reliability is examined, and its capability for increasing radiation hardness of electronic systems is briefly discussed
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
封装结构采用新的“无管脚”网格阵列技术和真空井工艺,提供更高的可靠性和电路密度
一种创新技术,可产生更高的VLSI/VHSIC封装密度和可靠性,同时满足军事要求,包括可焊性和可检查性。这种方法被称为无管脚网格阵列(PLGA)技术。对其可靠性进行了检验,并简要讨论了其提高电子系统辐射硬度的能力
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1