Inner lead bonding for a resin molded chip size package

M. Nagasawa, S. Tanagawa, N. Yoshio, K. Igarashi, H. Yada
{"title":"Inner lead bonding for a resin molded chip size package","authors":"M. Nagasawa, S. Tanagawa, N. Yoshio, K. Igarashi, H. Yada","doi":"10.1109/IEMT.1996.559770","DOIUrl":null,"url":null,"abstract":"The present study investigated methods for bonding between semiconductor bonding pads and the metal bumps of a film carrier developed for use in chip-size packages (CSP). The structure of the film carrier is that of a copper circuit bearing a layer of insulating polyimide (PI) on both sides and connecting on one side with the exposed bumps, which in turn connect with the bonding pads. The bumps either have a copper core with a gold surface, or are all gold. In the first stage of the experiment, in which basic data were gathered, the ability of the bumps to bond via gang-bonding with the aluminum of the silicon chip was tested, using bumps with gold-plating of different thicknesses to give exposed heights of 10, 30 and 50 /spl mu/m. Bump height is a decisive factor in the peeling strength of the bonding site; satisfactory results were not achieved with low bumps of 10 /spl mu/m height. In the second stage, a method was sought which would help minimize production cost by ensuring successful bonding even with bumps of only 10 /spl mu/m height. The three following methods were tested and found effective: (1) inserting a convex frame immediately beneath the film carrier on the side opposite the bumps; (2) using a film carrier containing a layer of thermoplastic material immediately beneath the bumps; and (3) undertaking scrubbing during the initial bonding phase.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"417 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559770","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The present study investigated methods for bonding between semiconductor bonding pads and the metal bumps of a film carrier developed for use in chip-size packages (CSP). The structure of the film carrier is that of a copper circuit bearing a layer of insulating polyimide (PI) on both sides and connecting on one side with the exposed bumps, which in turn connect with the bonding pads. The bumps either have a copper core with a gold surface, or are all gold. In the first stage of the experiment, in which basic data were gathered, the ability of the bumps to bond via gang-bonding with the aluminum of the silicon chip was tested, using bumps with gold-plating of different thicknesses to give exposed heights of 10, 30 and 50 /spl mu/m. Bump height is a decisive factor in the peeling strength of the bonding site; satisfactory results were not achieved with low bumps of 10 /spl mu/m height. In the second stage, a method was sought which would help minimize production cost by ensuring successful bonding even with bumps of only 10 /spl mu/m height. The three following methods were tested and found effective: (1) inserting a convex frame immediately beneath the film carrier on the side opposite the bumps; (2) using a film carrier containing a layer of thermoplastic material immediately beneath the bumps; and (3) undertaking scrubbing during the initial bonding phase.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
树脂模制芯片尺寸封装的内引线粘合
本研究研究了用于芯片尺寸封装(CSP)的半导体键合垫和薄膜载体的金属凸起之间的键合方法。薄膜载体的结构是铜电路的结构,其两侧有一层绝缘聚酰亚胺(PI),并在一侧与暴露的凸起连接,凸起又与键合垫连接。这些凸起要么有一个铜核,表面是金的,要么都是金的。在实验的第一阶段,收集了基本数据,测试了凸点与硅芯片铝的键合能力,使用不同厚度的镀金凸点,给出10、30和50 /spl mu/m的暴露高度。凹凸高度是影响粘接部位剥离强度的决定性因素;10 /亩/米高的低凸起效果不理想。在第二阶段,研究人员寻找一种方法,确保即使只有10 /spl mu/m高度的凸起也能成功粘合,从而帮助降低生产成本。测试了以下三种方法,发现效果良好:(1)在凸点对面的薄膜载体正下方插入凸框;(2)在凸起的正下方使用含有热塑性材料层的薄膜载体;(3)在初始粘合阶段进行擦洗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical optimization of high frequency LDMOS devices via hyper-fractionated experimental designs High temperature deformation of high density interconnects and packages by moire interferometry/FEM hybrid method Microsystems for medical applications The manufacturing logistics of cofire ceramic electronic packages Eutectic solder flip chip technology for chip scale package
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1