A highly linear pseudo-differential transconductance [CMOS OTA]

F. Bahmani, E. Sánchez-Sinencio
{"title":"A highly linear pseudo-differential transconductance [CMOS OTA]","authors":"F. Bahmani, E. Sánchez-Sinencio","doi":"10.1109/ESSCIR.2004.1356630","DOIUrl":null,"url":null,"abstract":"This paper presents a pseudo differential, fully balanced, fully symmetric CMOS operational transconductance amplifier (OTA) with inherent common mode detection which shows a very linear behavior at frequencies around 10.7 MHz. A proposed feedback circuit helps to linearize the output while keeping the output voltage controllable. The OTA linearity behavior is measured in a unity voltage gain configuration which is the worst case for Gm-C filter realizations. Measurement results show an HD3 of -80 dB at 10.7 MHz with 1-Vp-p input signal. Two tone intermodulation measurement results show -70 dB from 1 MHz up to 10 MHz. The OTA is fabricated in the AMI 0.59 /spl mu/m CMOS process and consumes 6 mA current drawn from a /spl plusmn/1.65 V power supply and occupies a small area of 118 /spl mu/m/spl times/160 /spl mu/m.","PeriodicalId":294077,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"35","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2004.1356630","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 35

Abstract

This paper presents a pseudo differential, fully balanced, fully symmetric CMOS operational transconductance amplifier (OTA) with inherent common mode detection which shows a very linear behavior at frequencies around 10.7 MHz. A proposed feedback circuit helps to linearize the output while keeping the output voltage controllable. The OTA linearity behavior is measured in a unity voltage gain configuration which is the worst case for Gm-C filter realizations. Measurement results show an HD3 of -80 dB at 10.7 MHz with 1-Vp-p input signal. Two tone intermodulation measurement results show -70 dB from 1 MHz up to 10 MHz. The OTA is fabricated in the AMI 0.59 /spl mu/m CMOS process and consumes 6 mA current drawn from a /spl plusmn/1.65 V power supply and occupies a small area of 118 /spl mu/m/spl times/160 /spl mu/m.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高线性伪差分跨导[CMOS OTA]
本文提出了一种具有固有共模检测的伪差分、全平衡、全对称CMOS运算跨导放大器(OTA),该放大器在10.7 MHz左右的频率下显示出非常线性的行为。所提出的反馈电路有助于输出线性化,同时保持输出电压可控。OTA线性行为是在单位电压增益配置中测量的,这是Gm-C滤波器实现的最坏情况。测量结果表明,在10.7 MHz和1 vp -p输入信号下,HD3为-80 dB。双音互调测量结果显示,从1 MHz到10 MHz -70 dB。OTA采用AMI 0.59 /spl mu/m CMOS工艺制作,消耗来自a /spl plusmn/1.65 V电源的6 mA电流,占地面积很小,为118 /spl mu/m/spl倍/160 /spl mu/m。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Charge recycling sense amplifier based logic: securing low power security ICs against DPA [differential power analysis] 1.5 GHz OPAMP in 120nm digital CMOS Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM A 14-V high speed driver in 5-V-only 0.35-/spl mu/m standard CMOS A low-swing single-ended L1 cache bus technique for sub-90nm technologies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1