{"title":"Which junction for advanced CMOS?-theory, benchmark and predictions","authors":"T. Skotnicki","doi":"10.1109/IWJT.2005.203865","DOIUrl":null,"url":null,"abstract":"In this paper, the theoretical considerations about junction design for advanced CMOS, to benchmark the most recent and advanced results, and make some predictions on the future needs are presented. Junction scaling is the key difference that grants better electrostatic integrity (essentially smaller DIBL) to SON/SOI and DG structures if compared with bulk. With the use of these structures, DIBL can be kept under control (<100 mV) down to 5-10 nm gate length.","PeriodicalId":307038,"journal":{"name":"Extended Abstracts of the Fifth International Workshop on Junction Technology","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Extended Abstracts of the Fifth International Workshop on Junction Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWJT.2005.203865","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
In this paper, the theoretical considerations about junction design for advanced CMOS, to benchmark the most recent and advanced results, and make some predictions on the future needs are presented. Junction scaling is the key difference that grants better electrostatic integrity (essentially smaller DIBL) to SON/SOI and DG structures if compared with bulk. With the use of these structures, DIBL can be kept under control (<100 mV) down to 5-10 nm gate length.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
