A 457-nW cognitive multi-functional ECG processor

Xin Liu, Jun Zhou, Yongkui Yang, Bo Wang, Jingjing Lan, Chao Wang, Jianwen Luo, W. Goh, T. T. Kim, M. Je
{"title":"A 457-nW cognitive multi-functional ECG processor","authors":"Xin Liu, Jun Zhou, Yongkui Yang, Bo Wang, Jingjing Lan, Chao Wang, Jianwen Luo, W. Goh, T. T. Kim, M. Je","doi":"10.1109/ASSCC.2013.6691002","DOIUrl":null,"url":null,"abstract":"In this paper, a multi-functional ECG signal processor for wearable and implantable real-time monitoring is presented. To enable extremely long-term ambulatory monitoring, several power saving techniques are proposed, including global cognitive clocking, pseudo-downsampling wavelet transform, adaptive storing, and denoising-based run-length compression. An on-chip low-complexity cardiac signal analysis module is proposed to realize comprehensive analysis functions. Near-threshold circuit technique is applied to the overall system. Implemented in 0.18 μm CMOS, the proposed cognitive ECG processor consumes only 457 nW at 0.5 V supply for real-time ambulatory monitoring. Compared with existing designs, the presented ECG processor achieves the lowest power consumption.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6691002","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

In this paper, a multi-functional ECG signal processor for wearable and implantable real-time monitoring is presented. To enable extremely long-term ambulatory monitoring, several power saving techniques are proposed, including global cognitive clocking, pseudo-downsampling wavelet transform, adaptive storing, and denoising-based run-length compression. An on-chip low-complexity cardiac signal analysis module is proposed to realize comprehensive analysis functions. Near-threshold circuit technique is applied to the overall system. Implemented in 0.18 μm CMOS, the proposed cognitive ECG processor consumes only 457 nW at 0.5 V supply for real-time ambulatory monitoring. Compared with existing designs, the presented ECG processor achieves the lowest power consumption.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种457-nW认知多功能心电处理器
提出了一种用于可穿戴和植入式实时监测的多功能心电信号处理器。为了实现极长时间的动态监测,提出了几种节能技术,包括全局认知时钟、伪下采样小波变换、自适应存储和基于去噪的游程压缩。为了实现综合分析功能,提出了一种低复杂度的片上心脏信号分析模块。整个系统采用了近阈值电路技术。该认知心电处理器采用0.18 μm CMOS芯片,在0.5 V电源下功耗仅为457 nW,可实现实时动态监测。与现有设计相比,该心电处理器的功耗最低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
相关文献
Polymorphism Detection of GDF9 Gene and Its Association with Litter Size in Luzhong Mutton Sheep (Ovis aries).
IF 3 ACS Applied Bio MaterialsPub Date : 2021-02-22 DOI: 10.3390/ani11020571
Fengyan Wang, Mingxing Chu, Linxiang Pan, Xiangyu Wang, Xiaoyun He, Rensen Zhang, Lin Tao, Yongfu La, Lin Ma, Ran Di
Association of Polymorphisms in Fecundity Genes of GDF9, BMP15 and BMP15-1B with Litter Size in Iranian Baluchi Sheep
IF 2.2 2区 农林科学Asian-Australasian Journal of Animal SciencesPub Date : 2011-08-24 DOI: 10.5713/AJAS.2011.10453
F. Moradband, G. Rahimi, M. Gholizadeh
Molecular Variants of FecB and BMP15 Fecundity Genes in Sheep (Ovis aries)
IF 0 International Journal of Livestock ResearchPub Date : 2018-01-01 DOI: 10.5455/IJLR.20180116071418
Asharani Ad, Appannavar Mm, Yathish Hm, M. Hussain, V. Kasaralikar, M. Suranagi
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Future mobile society beyond Moore's Law A 691 Mbps 1.392mm2 configurable radix-16 turbo decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS Collaborative innovation for future mobile applications A 0.5V 34.4uW 14.28kfps 105dB smart image sensor with array-level analog signal processing An 85mW 14-bit 150MS/s pipelined ADC with 71.3dB peak SNDR in 130nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1