CMOS variable-gain amplifier for low-frequency applications

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS) Pub Date : 2016-04-20 DOI:10.1109/DDECS.2016.7482477

Michal Sovcík, Michal Matuska, D. Arbet, V. Stopjaková

引用次数: 1

Abstract

Design of variable-gain amplifier (VGA), based on fully differential operational amplifier is presented. The proposed VGA topology was verified through simulations and analysis of main circuit parameters. The VGA is designed in 0.35 μm CMOS technology using Cadence environment and BSIM3 family of models. Designed circuit works with the power supply of 3.3 V. The simulation results show that gain bandwidth (GBW) of about 12 MHz (for capacitive load of 1 pF) and the total harmonic distortion of less than 1% for input amplitude 100 mV were achieved. Implemented feedback circuit is stable according to phase margin of 68.15°.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

用于低频应用的CMOS可变增益放大器

介绍了一种基于全差分运算放大器的可变增益放大器(VGA)的设计。通过仿真和主电路参数分析，验证了所提出的VGA拓扑结构。VGA采用0.35 μm CMOS技术，采用Cadence环境和BSIM3系列型号。所设计的电路在3.3 V的电源下工作。仿真结果表明，当输入幅值为100 mV时，增益带宽(GBW)约为12 MHz，总谐波失真小于1%。根据68.15°的相位裕度，所实现的反馈电路是稳定的。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)

自引率

0.00%

发文量

期刊最新文献

Optical receivers in 0.35 μm BiCMOS for heterogeneous 3D integration A rule-based approach for minimizing power dissipation of digital circuits Early-stage verification of power-management specification in low-power systems design Integer-N phase locked loop for bluetooth receiver in CMOS 130 nm technology Gm-C filter with automatic calibration scheme