Determining safety stock for semiconductor manufacturing

Yi-Feng Hung
{"title":"Determining safety stock for semiconductor manufacturing","authors":"Yi-Feng Hung","doi":"10.1109/IEMT.1996.559749","DOIUrl":null,"url":null,"abstract":"Semiconductor manufacturing requires many process steps performed by highly unreliable equipment. Such unreliability causes the means and variances of its cycle times to be generally larger than those of other industries. In addition, it makes the yields uncertain. While making the order quotation and calculating production plan, the safety stock must be used to guard against the uncertainty of the manufacturing processes to increase the on-time-delivery ratio and to provide better customer services. The randomness of cycle times and yields are the two major sources of the output uncertainty. Formerly, Hung [1991] proposed a method capable of obtaining the output lot distribution at a particular time on the planning horizon. The distribution could be obtained by using the production rate and the cycle time distribution which are readily available from the manufacturing database. However, the method does not adequately consider the yield uncertainty. While extending that method, this paper employs a simple variance calculation formula to incorporate the yield uncertainty when computing the variance of total good die output. After calculating this variance for a particular product at a particular time, the necessary safety stock for that die type at that time can be obtained.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"244 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559749","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Semiconductor manufacturing requires many process steps performed by highly unreliable equipment. Such unreliability causes the means and variances of its cycle times to be generally larger than those of other industries. In addition, it makes the yields uncertain. While making the order quotation and calculating production plan, the safety stock must be used to guard against the uncertainty of the manufacturing processes to increase the on-time-delivery ratio and to provide better customer services. The randomness of cycle times and yields are the two major sources of the output uncertainty. Formerly, Hung [1991] proposed a method capable of obtaining the output lot distribution at a particular time on the planning horizon. The distribution could be obtained by using the production rate and the cycle time distribution which are readily available from the manufacturing database. However, the method does not adequately consider the yield uncertainty. While extending that method, this paper employs a simple variance calculation formula to incorporate the yield uncertainty when computing the variance of total good die output. After calculating this variance for a particular product at a particular time, the necessary safety stock for that die type at that time can be obtained.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
确定半导体制造的安全库存
半导体制造需要由高度不可靠的设备执行许多工艺步骤。这种不可靠性导致其周期时间的均值和方差通常大于其他行业。此外,它还使收益率不确定。在制定订单报价和计算生产计划时,必须使用安全库存来防范制造过程的不确定性,以提高准时交货率,为客户提供更好的服务。周期时间和产量的随机性是产出不确定性的两个主要来源。以前,Hung[1991]提出了一种能够在规划范围内获得特定时间的产出批次分布的方法。利用生产数据库中现成的生产速率和周期时间分布,可以得到生产效率和周期时间的分布。然而,该方法没有充分考虑产率的不确定性。在对该方法进行扩展的同时,本文采用了一个简单的方差计算公式,在计算总好模产量方差时考虑了良率的不确定性。在计算特定产品在特定时间的这种方差后,可以获得该模具类型在该时间的必要安全库存。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical optimization of high frequency LDMOS devices via hyper-fractionated experimental designs High temperature deformation of high density interconnects and packages by moire interferometry/FEM hybrid method Microsystems for medical applications The manufacturing logistics of cofire ceramic electronic packages Eutectic solder flip chip technology for chip scale package
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1