Invited talk: Memory: The center of the universe

R. Murphy
{"title":"Invited talk: Memory: The center of the universe","authors":"R. Murphy","doi":"10.1109/WMED.2013.6544499","DOIUrl":null,"url":null,"abstract":"Summary form only given. The memory system is typically the primary driver behind system performance, which has been acknowledged as the von Neumann bottleneck since the invention of the modern electronic computer in the 1940s. Tremendous unsustainable investments have been made on the processor side to attempt to get around the problem. However, the end of Dennard Scaling in 2003 meant that the memory wall must finally be addressed to support the transition to simpler, multicore architectures. Consequently, computer architects must consider the fundamental system-level tradeoffs, rather than myopically focusing on CPU core architecture. This talk will describe the first decade of the transition into the new era of computer architecture, its impact on application performance, and what we as a community can do about it.","PeriodicalId":134493,"journal":{"name":"2013 IEEE Workshop on Microelectronics and Electron Devices (WMED)","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-04-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Workshop on Microelectronics and Electron Devices (WMED)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/WMED.2013.6544499","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Summary form only given. The memory system is typically the primary driver behind system performance, which has been acknowledged as the von Neumann bottleneck since the invention of the modern electronic computer in the 1940s. Tremendous unsustainable investments have been made on the processor side to attempt to get around the problem. However, the end of Dennard Scaling in 2003 meant that the memory wall must finally be addressed to support the transition to simpler, multicore architectures. Consequently, computer architects must consider the fundamental system-level tradeoffs, rather than myopically focusing on CPU core architecture. This talk will describe the first decade of the transition into the new era of computer architecture, its impact on application performance, and what we as a community can do about it.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
特邀演讲:记忆:宇宙的中心
只提供摘要形式。存储系统通常是系统性能背后的主要驱动因素,自20世纪40年代现代电子计算机发明以来,这一直被公认为冯·诺伊曼瓶颈。为了解决这个问题,在处理器方面进行了大量不可持续的投资。然而,2003年Dennard Scaling的终结意味着内存墙必须最终得到解决,以支持向更简单的多核架构的过渡。因此,计算机架构师必须考虑基本的系统级权衡,而不是目光短浅地关注CPU核心架构。本演讲将描述向计算机体系结构新时代过渡的第一个十年,它对应用程序性能的影响,以及我们作为一个社区可以为此做些什么。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Comparison of passive enforcement techniques for DRAM package models Welcome to the 2013 IEEE WMED A new method for causality enforcement of DRAM package models using discrete hilbert transforms Invited talk: Computing beyond the 11nm node: Which devices will we use? Invited tutorial: Channel equalization: Techniques for high-speed electrical links
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1