{"title":"Computer aids for high performance CMOS custom design","authors":"T. C. Poon, Y. Oh, W. Oswald, P. Magarshack","doi":"10.1109/CICC.1989.56792","DOIUrl":null,"url":null,"abstract":"A set of design tools that creates the framework for a loading-edge full-custom design methodology has been developed. The tools provide the design flexibility and accuracy needed to achieve maximum performance in a quality design. Complex chips with clock rates from 90 MHz to 250 MHz have been economically built using the three latest generations of CMOS processing technologies, sized at 1.75 μm, 1.25 μm, and 0.9 μm","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"80 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56792","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
A set of design tools that creates the framework for a loading-edge full-custom design methodology has been developed. The tools provide the design flexibility and accuracy needed to achieve maximum performance in a quality design. Complex chips with clock rates from 90 MHz to 250 MHz have been economically built using the three latest generations of CMOS processing technologies, sized at 1.75 μm, 1.25 μm, and 0.9 μm
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
