Ultra-thin SOI MOSFETs at high temperature

P. Karulkar
{"title":"Ultra-thin SOI MOSFETs at high temperature","authors":"P. Karulkar","doi":"10.1109/SOI.1993.344561","DOIUrl":null,"url":null,"abstract":"Integrated circuits operating at elevated temperatures are of interest in several applications such as automotive, well logging, aircraft, and spacecraft. Conventional silicon integrated circuits usually cease to function at approximately 250/spl deg/C because of excessive junction leakage currents. Source-drain junction areas in the MOSFETs fabricated in SOI are much smaller than those in bulk Si MOSFETs. In addition, the total volume of Si in SOI devices is also very small, which can reduce the diffusion currents across the junction especially at high temperatures. Hence, in principle, smaller leakage currents can be achieved at high temperatures if bulk Si quality source-drain junctions are made in SOI MOSFETs employing ultra-thin Si films. The possibility of lower leakage currents makes SOI MOSFETs attractive for operation at elevated temperatures beyond the operating temperatures of bulk Si MOSFETs. Several studies of SOI devices at elevated temperatures are found in the published literature. Speculations on extending the operating temperature to higher values (/spl sim/500/spl deg/C) with improved performance by extremely thinning the SOI film (30 nm) have also been made in the literature. This present study of fully depleted NMOS devices fabricated in thin (23.5, 63.5 and 91.5 nm) SIMOX Si films was taken up to verify the high temperature advantages of thinning the SOI film.<<ETX>>","PeriodicalId":308249,"journal":{"name":"Proceedings of 1993 IEEE International SOI Conference","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1993 IEEE International SOI Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1993.344561","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

Integrated circuits operating at elevated temperatures are of interest in several applications such as automotive, well logging, aircraft, and spacecraft. Conventional silicon integrated circuits usually cease to function at approximately 250/spl deg/C because of excessive junction leakage currents. Source-drain junction areas in the MOSFETs fabricated in SOI are much smaller than those in bulk Si MOSFETs. In addition, the total volume of Si in SOI devices is also very small, which can reduce the diffusion currents across the junction especially at high temperatures. Hence, in principle, smaller leakage currents can be achieved at high temperatures if bulk Si quality source-drain junctions are made in SOI MOSFETs employing ultra-thin Si films. The possibility of lower leakage currents makes SOI MOSFETs attractive for operation at elevated temperatures beyond the operating temperatures of bulk Si MOSFETs. Several studies of SOI devices at elevated temperatures are found in the published literature. Speculations on extending the operating temperature to higher values (/spl sim/500/spl deg/C) with improved performance by extremely thinning the SOI film (30 nm) have also been made in the literature. This present study of fully depleted NMOS devices fabricated in thin (23.5, 63.5 and 91.5 nm) SIMOX Si films was taken up to verify the high temperature advantages of thinning the SOI film.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高温超薄SOI mosfet
在高温下工作的集成电路在汽车、测井、飞机和航天器等许多应用中都很受关注。由于结漏电流过大,传统的硅集成电路通常在约250/spl度/C时停止工作。用SOI制造的mosfet的源极-漏极结面积比体硅mosfet小得多。此外,硅在SOI器件中的总体积也非常小,这可以减少通过结的扩散电流,特别是在高温下。因此,原则上,如果采用超薄硅薄膜在SOI mosfet中制造体积硅质量的源漏结,则可以在高温下实现更小的泄漏电流。较低泄漏电流的可能性使得SOI mosfet在高于体硅mosfet工作温度的高温下工作具有吸引力。在已发表的文献中发现了一些关于高温下SOI器件的研究。在文献中也有关于将工作温度扩展到更高值(/spl sim/500/spl℃/C)并通过极薄SOI膜(30 nm)改善性能的推测。本研究采用薄(23.5,63.5和91.5 nm) SIMOX Si薄膜制备了完全耗尽的NMOS器件,以验证减薄SOI薄膜的高温优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A feasibility study of SiC on oxide by wafer bonding and layer transferring A 1-M bit SRAM on SIMOX material Characterization of SIMOX material with channeled and unchanneled oxygen implantation Radiation effects in BESOI structures with different insulating layers A bulk-JFET and CMOS/SIMOX technology for low noise, high speed charge-sensitive amplifier
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1