Low Temperature and Ion-Cut Based Monolithic 3D Process Integration Platform Incorporated with CMOS, RRAM and Photo-Sensor Circuits

Hoonhee Han, R. Choi, Seong-ook Jung, S. Chung, B. Cho, S. C. Song, C. Choi
{"title":"Low Temperature and Ion-Cut Based Monolithic 3D Process Integration Platform Incorporated with CMOS, RRAM and Photo-Sensor Circuits","authors":"Hoonhee Han, R. Choi, Seong-ook Jung, S. Chung, B. Cho, S. C. Song, C. Choi","doi":"10.1109/IEDM13553.2020.9372102","DOIUrl":null,"url":null,"abstract":"We demonstrated low temperature (< 500 °C) and hydrogen ion-cut based monolithic 3D (M3D) process integration platform with CMOS circuits, memory devices and photo-sensitive sensors. Top Si layer was transferred on the 8-inch bottom Si substrate having standard CMOS circuits using hydrogen ion implantation, bonding and cleavage under low thermal annealing. Ta2O5-RRAM and a-IGZO photo detector devices on the upper transferred Si layer were vertically stacked with CMOS circuits. Bonding and top Si layer transfer are considerably affected by ion implantation process, ILD, surface treatment, oxide CMP and annealing. Different light intensity to photodetector at the upper layer modulates the frequency of current sensor with 21 stage ring- oscillator at the lower layer and current level in RRAM at the upper layer is also modulated by input frequency from CMOS devices. The functionalities of ion-cut based M3D integration platform are confirmed by higher frequency and current level with respect to light intensity.","PeriodicalId":415186,"journal":{"name":"2020 IEEE International Electron Devices Meeting (IEDM)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM13553.2020.9372102","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We demonstrated low temperature (< 500 °C) and hydrogen ion-cut based monolithic 3D (M3D) process integration platform with CMOS circuits, memory devices and photo-sensitive sensors. Top Si layer was transferred on the 8-inch bottom Si substrate having standard CMOS circuits using hydrogen ion implantation, bonding and cleavage under low thermal annealing. Ta2O5-RRAM and a-IGZO photo detector devices on the upper transferred Si layer were vertically stacked with CMOS circuits. Bonding and top Si layer transfer are considerably affected by ion implantation process, ILD, surface treatment, oxide CMP and annealing. Different light intensity to photodetector at the upper layer modulates the frequency of current sensor with 21 stage ring- oscillator at the lower layer and current level in RRAM at the upper layer is also modulated by input frequency from CMOS devices. The functionalities of ion-cut based M3D integration platform are confirmed by higher frequency and current level with respect to light intensity.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于低温和离子切割的单片3D工艺集成平台,集成了CMOS, RRAM和光传感器电路
我们展示了低温(< 500°C)和基于氢离子切割的单片3D (M3D)工艺集成平台,该平台具有CMOS电路,存储器件和光敏传感器。采用氢离子注入、低温退火键合和解理的方法,将顶部硅层转移到具有标准CMOS电路的8英寸底部硅衬底上。上层转移Si层的Ta2O5-RRAM和a-IGZO光电探测器器件与CMOS电路垂直堆叠。离子注入工艺、ILD、表面处理、氧化物CMP和退火对键合和顶部Si层转移有很大影响。上层光电探测器的不同光强调制下层21级环形振荡器电流传感器的频率,上层RRAM中的电流电平也由CMOS器件的输入频率调制。基于离子切割的M3D集成平台的功能通过相对于光强的更高频率和电流水平得到证实。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Subband Engineering by Combination of Channel Thickness Scaling and (111) Surface Orientation in InAs-On-Insulator nMOSFETs A Reliability Enhanced 5nm CMOS Technology Featuring 5th Generation FinFET with Fully-Developed EUV and High Mobility Channel for Mobile SoC and High Performance Computing Application Scaling MoS2 NCFET to 83 nm with Record-low Ratio of SSave/SSRef.=0.177 and Minimum 20 mV Hysteresis Future Logic Scaling: Towards Atomic Channels and Deconstructed Chips An Improved Model on Buried-Oxide Damage for Total-Ionizing-Dose Effect on HV SOI LDMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1