A 2.5 Gbps - 3.125 Gbps multi-core serial-link transceiver in 0.13 /spl mu/m CMOS

Tomas Geurts, Wim Rens, J. Crols, S. Kashiwakura, Yuichi Segawa
{"title":"A 2.5 Gbps - 3.125 Gbps multi-core serial-link transceiver in 0.13 /spl mu/m CMOS","authors":"Tomas Geurts, Wim Rens, J. Crols, S. Kashiwakura, Yuichi Segawa","doi":"10.1109/ESSCIR.2004.1356725","DOIUrl":null,"url":null,"abstract":"A multi-rate serdes macro that is targeting multi-channel applications has been developed in 0.13 /spl mu/m. A low-jitter LC VCO PLL can provide the master clock for up to 16 receive and transmit modules. Specific provisions for operation at different data rates are present. The receive module operates at full rate. Comma detection and 8b/10b coding are present. The transmitter has a measured output jitter of 8.1 ps rms at 2.5 Gbps. The receiver has a measured intrinsic jitter tolerance of 0.75 UI. Power consumption for the PLL is 40 mW, a receive and transmit pair consumes 100 mW.","PeriodicalId":294077,"journal":{"name":"Proceedings of the 30th European Solid-State Circuits Conference","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 30th European Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2004.1356725","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

Abstract

A multi-rate serdes macro that is targeting multi-channel applications has been developed in 0.13 /spl mu/m. A low-jitter LC VCO PLL can provide the master clock for up to 16 receive and transmit modules. Specific provisions for operation at different data rates are present. The receive module operates at full rate. Comma detection and 8b/10b coding are present. The transmitter has a measured output jitter of 8.1 ps rms at 2.5 Gbps. The receiver has a measured intrinsic jitter tolerance of 0.75 UI. Power consumption for the PLL is 40 mW, a receive and transmit pair consumes 100 mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个2.5 Gbps - 3.125 Gbps多核串行链路收发器,0.13 /spl mu/m CMOS
以0.13 /spl mu/m的速度开发了针对多通道应用的多速率服务器宏。一个低抖动LC压控锁相环可以为多达16个接收和发送模块提供主时钟。在不同的数据速率操作的具体规定。接收模块以全速运行。存在逗号检测和8b/10b编码。发射器在2.5 Gbps时的测量输出抖动为8.1 ps rms。接收机的测量固有抖动容差为0.75 UI。锁相环的功耗为40兆瓦,接收和发射对的功耗为100兆瓦。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Charge recycling sense amplifier based logic: securing low power security ICs against DPA [differential power analysis] 1.5 GHz OPAMP in 120nm digital CMOS Digital delay locked loop with open-loop digital duty cycle corrector for 1.2Gb/s/pin double data rate SDRAM A 14-V high speed driver in 5-V-only 0.35-/spl mu/m standard CMOS A low-swing single-ended L1 cache bus technique for sub-90nm technologies
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1