{"title":"Millimeter-Wave Frequency Agile Synthesizer based on PLL","authors":"Yanlei Li, R. Yang","doi":"10.1109/ICSSEM.2011.6081156","DOIUrl":null,"url":null,"abstract":"In this paper, the Settling time of PLL are analyzed. Present a Millimeter-Wave Frequency Agile Synthesizer based on PPL with DDS interpolated; add the module of VCO voltage presets to changing the settling time controlled by MCU and DAC. Using this scheme, the frequency synthesizer is designed, and its output signal at the frequency range of 35–36Ghz with step of 10MHZ, Frequency-hopping time<1us, and the phase noise performances in the above frequency range are better than −80dbc/hz@1khz.","PeriodicalId":406311,"journal":{"name":"2011 International Conference on System science, Engineering design and Manufacturing informatization","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 International Conference on System science, Engineering design and Manufacturing informatization","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSSEM.2011.6081156","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
In this paper, the Settling time of PLL are analyzed. Present a Millimeter-Wave Frequency Agile Synthesizer based on PPL with DDS interpolated; add the module of VCO voltage presets to changing the settling time controlled by MCU and DAC. Using this scheme, the frequency synthesizer is designed, and its output signal at the frequency range of 35–36Ghz with step of 10MHZ, Frequency-hopping time<1us, and the phase noise performances in the above frequency range are better than −80dbc/hz@1khz.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
