High speed and nonvolatile Si nanocrystal memory for scaled flash technology using highly field-sensitive tunnel barrier

Seungjae Baik, Siyoung Choi, U. Chung, J. Moon
{"title":"High speed and nonvolatile Si nanocrystal memory for scaled flash technology using highly field-sensitive tunnel barrier","authors":"Seungjae Baik, Siyoung Choi, U. Chung, J. Moon","doi":"10.1109/IEDM.2003.1269341","DOIUrl":null,"url":null,"abstract":"For the first time, a nitride/oxide/nitride stacked tunnel structure is adopted as highly field-sensitive tunnel barrier to improve both program/erase speed and data retention of nanocrystal memory. Product-adaptive nonvolatility (>10 years at 85/spl deg/C) and cycling endurance (>10/sup 6/) were obtained with the program time of 10 /spl mu/s at V/sub G/=8 V and the erase time of 100 /spl mu/s at V/sub G/=-8 V with 0.84 V threshold window. The program speed was 100 times faster and the voltage was about 10 V smaller than those of a conventional NAND type flash memory cell. These results strongly suggest that nanocrystal floating gate memory becomes a promising solution to overcome the scaling limitation of the conventional floating gate memory cell.","PeriodicalId":344286,"journal":{"name":"IEEE International Electron Devices Meeting 2003","volume":"43 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE International Electron Devices Meeting 2003","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2003.1269341","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

For the first time, a nitride/oxide/nitride stacked tunnel structure is adopted as highly field-sensitive tunnel barrier to improve both program/erase speed and data retention of nanocrystal memory. Product-adaptive nonvolatility (>10 years at 85/spl deg/C) and cycling endurance (>10/sup 6/) were obtained with the program time of 10 /spl mu/s at V/sub G/=8 V and the erase time of 100 /spl mu/s at V/sub G/=-8 V with 0.84 V threshold window. The program speed was 100 times faster and the voltage was about 10 V smaller than those of a conventional NAND type flash memory cell. These results strongly suggest that nanocrystal floating gate memory becomes a promising solution to overcome the scaling limitation of the conventional floating gate memory cell.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高速和非易失性硅纳米晶存储器,用于高场敏感隧道势垒的缩放闪存技术
首次采用氮化物/氧化物/氮化物堆叠隧道结构作为高场敏感隧道势垒,提高了纳米晶存储器的程序/擦除速度和数据保留率。在V/sub G/=8 V条件下,程序时间为10/ spl mu/s;在V/sub G/=-8 V条件下,阈值窗口为0.84 V,擦除时间为100 /spl mu/s,获得了产品自适应无挥发性(>10年)和循环耐久性(>10/sup / 6/ s)。程序速度比传统的NAND型闪存快100倍,电压比传统的NAND型闪存小10 V左右。这些结果强烈地表明,纳米晶浮栅存储器是克服传统浮栅存储器的规模限制的一种有希望的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical simulations to inspect and predict data retention and program disturbs in flash memories Fin-channel-array transistor (FCAT) featuring sub-70nm low power and high performance DRAM The integration of proton bombardment process into the manufacturing of mixed-signal/RF chips A highly manufacturable low power and high speed HfSiO CMOS FET with dual poly-Si gate electrodes An 8F/sup 2/ MRAM technology using modified metal lines
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1