High performance VLSI processor architectures

R. Katz
{"title":"High performance VLSI processor architectures","authors":"R. Katz","doi":"10.1109/VLSIC.1989.1037461","DOIUrl":null,"url":null,"abstract":"Single-chip processor performance has improved dramatically since the inception of the four-bit microprocessor in 1971. This is due in part to technological advances (i.e., faster devices and greater device density), but also because of the adoption of architectural approaches well suited to the opportunities and limitations of VLSI. These approaches reduce off-chip memory accesses and admit of a regular pipelined implementation. They are good features of an architecture for VLSl implementation, whether or not the instruction set is \"reduced.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037461","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Single-chip processor performance has improved dramatically since the inception of the four-bit microprocessor in 1971. This is due in part to technological advances (i.e., faster devices and greater device density), but also because of the adoption of architectural approaches well suited to the opportunities and limitations of VLSI. These approaches reduce off-chip memory accesses and admit of a regular pipelined implementation. They are good features of an architecture for VLSl implementation, whether or not the instruction set is "reduced.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高性能VLSI处理器架构
自1971年4位微处理器问世以来,单芯片处理器的性能有了显著提高。这部分是由于技术进步(即更快的器件和更大的器件密度),但也因为采用了非常适合VLSI的机会和局限性的架构方法。这些方法减少了片外存储器的访问,并允许常规的流水线实现。无论指令集是否“精简”,它们都是VLSl实现体系结构的良好特性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A circuit design for 2 Gbit/s Si brpolar crosspoint switch LSIs Mappable memory subsystem for high speed applications A 36μa 4MB PSRAM with quadruple array operation High reliability CMOS SRAM with built-in soft defect detection "A 1.6ns 64kb ECL RAM with 1K gate logic"
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1