Designs of 16-to-24-GHz Inductor-Capacitor Digitally-Controlled Oscillators in 40-nm CMOS

Yanian Shao, Xuefei Bai, Zhe Yang
{"title":"Designs of 16-to-24-GHz Inductor-Capacitor Digitally-Controlled Oscillators in 40-nm CMOS","authors":"Yanian Shao, Xuefei Bai, Zhe Yang","doi":"10.1109/asid52932.2021.9651699","DOIUrl":null,"url":null,"abstract":"In this paper, two LC-DCO designs with three-stage frequency tuning circuits in 40-nm CMOS technology are presented, and the post-layout simulations are performed. The first design is a small-area cross-coupling LC-DCO suitable for low-cost applications. Its frequency range is 15.56-24.57 GHz, and the average power is 7.1 mW. When the output frequency is 24.57 GHz, the phase noise is –101.47 dBc/Hz at 1-MHz offset, and the FoM is –180.8 dBc/Hz. The second design is a low-power complementary differential LC-DCO suitable for low-power applications. Its frequency range is 15.7-23.0 GHz, and the average power is 1.76 mW. When the output frequency is 23 GHz, the phase noise is –102.12 dBc/Hz at 1-MHz offset, and the FoM is –186.9 dBc/Hz.","PeriodicalId":150884,"journal":{"name":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/asid52932.2021.9651699","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, two LC-DCO designs with three-stage frequency tuning circuits in 40-nm CMOS technology are presented, and the post-layout simulations are performed. The first design is a small-area cross-coupling LC-DCO suitable for low-cost applications. Its frequency range is 15.56-24.57 GHz, and the average power is 7.1 mW. When the output frequency is 24.57 GHz, the phase noise is –101.47 dBc/Hz at 1-MHz offset, and the FoM is –180.8 dBc/Hz. The second design is a low-power complementary differential LC-DCO suitable for low-power applications. Its frequency range is 15.7-23.0 GHz, and the average power is 1.76 mW. When the output frequency is 23 GHz, the phase noise is –102.12 dBc/Hz at 1-MHz offset, and the FoM is –186.9 dBc/Hz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
40纳米CMOS 16 ~ 24 ghz电感-电容数字控制振荡器的设计
本文提出了两种采用40nm CMOS技术的三级频率调谐电路的LC-DCO设计,并进行了布局后仿真。第一种设计是小面积交叉耦合LC-DCO,适用于低成本应用。其频率范围为15.56-24.57 GHz,平均功率为7.1 mW。当输出频率为24.57 GHz时,偏移1mhz时相位噪声为-101.47 dBc/Hz, FoM为-180.8 dBc/Hz。第二种设计是低功耗互补差分LC-DCO,适用于低功耗应用。其频率范围为15.7-23.0 GHz,平均功率为1.76 mW。当输出频率为23ghz时,偏移1mhz时相位噪声为-102.12 dBc/Hz, FoM为-186.9 dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Approximate Adder Design Based on Inexact Full Adders A Single Event Effect Simulation Method for RISC-V Processor A Precise 3D Positioning Approach Based on UWB with Reduced Base Stations Digital Decimation Filter Design for a 3rd-Order Sigma-Delta Modulator with Achieving 129 dB SNR VLSI Architecture Design for Adder Convolution Neural Network Accelerator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1