Quantification of micropartial residual stress for mechanical characterization of TSV through nanoinstrumented indentation testing

Gyujei Lee, H.-Y Son, J. Hong, Kwang-yoo Byun, D. Kwon
{"title":"Quantification of micropartial residual stress for mechanical characterization of TSV through nanoinstrumented indentation testing","authors":"Gyujei Lee, H.-Y Son, J. Hong, Kwang-yoo Byun, D. Kwon","doi":"10.1109/ECTC.2010.5490902","DOIUrl":null,"url":null,"abstract":"Most TSVs filled with plated copper offer many reliability problems. When subjected to thermal-cycled plating processes, the very large CTE (coefficient of thermal expansion) mismatch between the copper and the silicon/dielectric generates enormous interfacial thermal stress. In addition, the incoherency of differently grown copper grains plated under various processing conditions produces significant residual stress at grain boundaries that can be high enough to cause delamination or interfacial fracture. Many technologies have been developed for measuring residual stress, but they are too bulky to use at TSV microscales or yield averaged results inappropriate for the local assessment of TSV interfaces. Nanoinstrumented indentation testing, on the other hand, has many advantages in the micropartial characterization of residual stress using the load difference between samples with different residual stresses at the same depth. Here we introduce an algorithm to measure micropartial residual stress of TSV interfaces through nanoinstrumented indentation testing. To verify our measured outputs, we observed cross-sectional TSV morphologies for metallurgical analysis.","PeriodicalId":429629,"journal":{"name":"2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 Proceedings 60th Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2010.5490902","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17

Abstract

Most TSVs filled with plated copper offer many reliability problems. When subjected to thermal-cycled plating processes, the very large CTE (coefficient of thermal expansion) mismatch between the copper and the silicon/dielectric generates enormous interfacial thermal stress. In addition, the incoherency of differently grown copper grains plated under various processing conditions produces significant residual stress at grain boundaries that can be high enough to cause delamination or interfacial fracture. Many technologies have been developed for measuring residual stress, but they are too bulky to use at TSV microscales or yield averaged results inappropriate for the local assessment of TSV interfaces. Nanoinstrumented indentation testing, on the other hand, has many advantages in the micropartial characterization of residual stress using the load difference between samples with different residual stresses at the same depth. Here we introduce an algorithm to measure micropartial residual stress of TSV interfaces through nanoinstrumented indentation testing. To verify our measured outputs, we observed cross-sectional TSV morphologies for metallurgical analysis.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过纳米压痕测试量化TSV的微局部残余应力
大多数镀铜填充的tsv存在许多可靠性问题。当进行热循环镀工艺时,铜与硅/介电材料之间的CTE(热膨胀系数)失配会产生巨大的界面热应力。此外,在不同的加工条件下,不同生长的铜晶粒的非相干性在晶界处产生显著的残余应力,足以导致分层或界面断裂。目前已经开发了许多测量残余应力的技术,但它们体积太大,无法在TSV微尺度上使用,或者产生的平均结果不适合TSV界面的局部评估。另一方面,纳米压痕测试在利用相同深度下不同残余应力样品之间的载荷差异来表征残余应力方面具有许多优点。本文介绍了一种通过纳米压痕测试来测量TSV界面微局部残余应力的算法。为了验证我们的测量结果,我们观察了TSV的横截面形貌,用于冶金分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Development of CMOS-process-compatible interconnect technology for 3D-stacking of NAND flash memory chips Inductance properties of silicon-in-grown horizontal carbon nanotubes Direct chip powering and enhancement of proximity communication through Anisotropic Conductive adhesive chip-to-chip bonding Cost comparison for flip chip, gold wire bond, and copper wire bond packaging An investigation of reliability and solder joint microstructure evolution of select Pb-free FCBGA pad finish and solder ball alloy combinations
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1