Retiming by combination of relocation and clock delay adjustment

H. Martin
{"title":"Retiming by combination of relocation and clock delay adjustment","authors":"H. Martin","doi":"10.1109/EURDAC.1993.410665","DOIUrl":null,"url":null,"abstract":"Combining existing retiming techniques in a single method is a promising way to exploit the optimization potential of all these techniques. The author's method, which joins together the techniques of relocation and clock delay adjustment, is such an approach towards timing improvement of synchronous sequential circuits. The related linear programming approach is presented, and experimental results for benchmarks are shown.<<ETX>>","PeriodicalId":339176,"journal":{"name":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURDAC.1993.410665","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

Combining existing retiming techniques in a single method is a promising way to exploit the optimization potential of all these techniques. The author's method, which joins together the techniques of relocation and clock delay adjustment, is such an approach towards timing improvement of synchronous sequential circuits. The related linear programming approach is presented, and experimental results for benchmarks are shown.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过重新定位和时钟延迟调整的组合来重新定时
将现有的重定时技术结合在一起是开发所有这些技术的优化潜力的一种很有前途的方法。作者提出的方法是将重新定位技术和时钟延迟调整技术结合在一起,为同步时序电路的时序改进提供了一种方法。提出了相关的线性规划方法,并给出了基准测试的实验结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Conditional and unconditional hardware sharing in pipeline synthesis Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning Extended 0/1 LP formulation for the scheduling problem in high-level synthesis The CALLAS synthesis system and its application to mechatronic ASIC design problems Realizing expression graphs using table-lookup FPGAs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1