High performance submicron SOI/CMOS with an elevated source/drain structure

J. Hwang, E. Yee, T. Houston, G. Pollack
{"title":"High performance submicron SOI/CMOS with an elevated source/drain structure","authors":"J. Hwang, E. Yee, T. Houston, G. Pollack","doi":"10.1109/SOI.1993.344563","DOIUrl":null,"url":null,"abstract":"To overcome the source/drain resistance problem associated with complete silicidation of thin SOI films, we used an elevated source/drain structure in which the channel region was thinned by local oxidation and wet etch while the source/drain region remained thick. This structure achieved source/drain resistances as small as 300 ohm-/spl mu/m for NMOS, which made possible high drive currents in deep submicron thin-film SOI/MOSFETs.<<ETX>>","PeriodicalId":308249,"journal":{"name":"Proceedings of 1993 IEEE International SOI Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1993 IEEE International SOI Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1993.344563","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

To overcome the source/drain resistance problem associated with complete silicidation of thin SOI films, we used an elevated source/drain structure in which the channel region was thinned by local oxidation and wet etch while the source/drain region remained thick. This structure achieved source/drain resistances as small as 300 ohm-/spl mu/m for NMOS, which made possible high drive currents in deep submicron thin-film SOI/MOSFETs.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高性能亚微米SOI/CMOS与高架源/漏结构
为了克服与SOI薄膜完全硅化相关的源/漏电阻问题,我们使用了一种高架源/漏结构,其中通道区域通过局部氧化和湿蚀刻变薄,而源/漏区域保持厚。这种结构实现了NMOS的源极/漏极电阻小至300欧姆-/spl μ m /m,这使得深亚微米薄膜SOI/ mosfet的高驱动电流成为可能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A feasibility study of SiC on oxide by wafer bonding and layer transferring A 1-M bit SRAM on SIMOX material Characterization of SIMOX material with channeled and unchanneled oxygen implantation Radiation effects in BESOI structures with different insulating layers A bulk-JFET and CMOS/SIMOX technology for low noise, high speed charge-sensitive amplifier
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1