A 'virtual waferscale' multichip module system

R. Artus
{"title":"A 'virtual waferscale' multichip module system","authors":"R. Artus","doi":"10.1109/IEMT.1996.559712","DOIUrl":null,"url":null,"abstract":"A new concept in multichip modules is presented that represents a potential 'next step' in packaging for solid state electronic systems. A unique heat sink material, in the form of a compacted particulate paste provides a firm three dimensional support to die without adhesion to the die. The material also provides a direct thermal shunt between a die and its casing. The resulting low thermal resistance /spl Theta//sub jc/ allows an array of die to be placed into a single module where the die spacing can be such that direct die to die interconnects are possible. A dense array of die with direct die to die interconnects will behave electronically as if it were a single die. A 'virtual waferscale' 128 Mb SRAM memory block, fabricated as a 32 die array, is considered.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559712","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A new concept in multichip modules is presented that represents a potential 'next step' in packaging for solid state electronic systems. A unique heat sink material, in the form of a compacted particulate paste provides a firm three dimensional support to die without adhesion to the die. The material also provides a direct thermal shunt between a die and its casing. The resulting low thermal resistance /spl Theta//sub jc/ allows an array of die to be placed into a single module where the die spacing can be such that direct die to die interconnects are possible. A dense array of die with direct die to die interconnects will behave electronically as if it were a single die. A 'virtual waferscale' 128 Mb SRAM memory block, fabricated as a 32 die array, is considered.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个“虚拟晶圆级”多芯片模块系统
提出了多芯片模块的新概念,代表了固态电子系统封装的潜在“下一步”。一种独特的散热材料,在一个紧凑的颗粒膏的形式提供了一个坚实的三维支持,模具没有粘附到模具。该材料还提供了一个直接的热分流之间的模具和它的外壳。由此产生的低热阻/spl Theta//sub jc/允许将一系列模具放置到单个模块中,其中模具间距可以使直接模具到模具互连成为可能。具有直接模对模互连的密集模阵列将在电子上表现得好像它是单个模。考虑了一个“虚拟晶圆级”128 Mb SRAM内存块,制造为32个芯片阵列。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical optimization of high frequency LDMOS devices via hyper-fractionated experimental designs High temperature deformation of high density interconnects and packages by moire interferometry/FEM hybrid method Microsystems for medical applications The manufacturing logistics of cofire ceramic electronic packages Eutectic solder flip chip technology for chip scale package
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1