A wireless power management and data telemetry circuit module for high compliance voltage electrical stimulation applications

Jianming Zhao, Lei Yao, Rui-Feng Xue, Li Peng, M. Je, Y. Xu
{"title":"A wireless power management and data telemetry circuit module for high compliance voltage electrical stimulation applications","authors":"Jianming Zhao, Lei Yao, Rui-Feng Xue, Li Peng, M. Je, Y. Xu","doi":"10.1109/ASSCC.2013.6691030","DOIUrl":null,"url":null,"abstract":"A wireless power management and data telemetry circuit module for high compliance voltage electrical stimulation applications is presented in this paper. The system consists of rectifier, LDOs, DC-DC step-up charge pump and power monitoring circuit for closed loop wireless power management. The system also consists of a clock and data recovery (CDR) circuit and load shift keying (LSK) modulator for bidirectional data telemetry. The system operates at 13.56MHz. The wireless power management block receives AC power through an implantable coil and outputs three DC levels: 1V, 1.8V and 10V. The CDR circuit recovers clock and data from the 13.56MHz RF carrier through the same coil. The power efficiency of the wireless power management system is measured as 42% with 100μA current load connected on each supply output. The forward and backward data rate of the data telemetry achieves 61.5 kbps and 33.3 kbps, respectively. The system is implemented in 0.18μm CMOS process with 24V HV LDMOS option, occupying a core area of 1.8 mm × 1.8 mm.","PeriodicalId":296544,"journal":{"name":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2013.6691030","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

A wireless power management and data telemetry circuit module for high compliance voltage electrical stimulation applications is presented in this paper. The system consists of rectifier, LDOs, DC-DC step-up charge pump and power monitoring circuit for closed loop wireless power management. The system also consists of a clock and data recovery (CDR) circuit and load shift keying (LSK) modulator for bidirectional data telemetry. The system operates at 13.56MHz. The wireless power management block receives AC power through an implantable coil and outputs three DC levels: 1V, 1.8V and 10V. The CDR circuit recovers clock and data from the 13.56MHz RF carrier through the same coil. The power efficiency of the wireless power management system is measured as 42% with 100μA current load connected on each supply output. The forward and backward data rate of the data telemetry achieves 61.5 kbps and 33.3 kbps, respectively. The system is implemented in 0.18μm CMOS process with 24V HV LDMOS option, occupying a core area of 1.8 mm × 1.8 mm.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种适用于高电压电刺激应用的无线电源管理和数据遥测电路模块
介绍了一种适用于高顺应电压电刺激应用的无线电源管理和数据遥测电路模块。该系统由整流器、LDOs、DC-DC升压充电泵和用于闭环无线电源管理的功率监控电路组成。该系统还包括时钟和数据恢复(CDR)电路和用于双向数据遥测的负载移位键控(LSK)调制器。系统工作频率为13.56MHz。无线电源管理模块通过植入式线圈接收交流电源,输出三个直流电平:1V、1.8V和10V。CDR电路通过同一线圈从13.56MHz射频载波恢复时钟和数据。在每个电源输出连接100μA电流负载时,无线电源管理系统的功率效率为42%。遥测数据的前向速率和后向速率分别达到61.5 kbps和33.3 kbps。该系统采用0.18μm CMOS工艺,采用24V HV LDMOS选项,核心面积为1.8 mm × 1.8 mm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Future mobile society beyond Moore's Law A 691 Mbps 1.392mm2 configurable radix-16 turbo decoder ASIC for 3GPP-LTE and WiMAX systems in 65nm CMOS Collaborative innovation for future mobile applications A 0.5V 34.4uW 14.28kfps 105dB smart image sensor with array-level analog signal processing An 85mW 14-bit 150MS/s pipelined ADC with 71.3dB peak SNDR in 130nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1