Mask qualification of a shifted gate contact issue by physical e-beam inspection and high landing energy SEM review : DI: Defect Inspection and Reduction

J. G. Sheridan, Hsiao-Chi Peng, C. Huang, V. Aristov, Hoang Nguyen, Y. Khopkar, Abhinav Jain, Jay K Shah, F. Levitov
{"title":"Mask qualification of a shifted gate contact issue by physical e-beam inspection and high landing energy SEM review : DI: Defect Inspection and Reduction","authors":"J. G. Sheridan, Hsiao-Chi Peng, C. Huang, V. Aristov, Hoang Nguyen, Y. Khopkar, Abhinav Jain, Jay K Shah, F. Levitov","doi":"10.1109/ASMC.2019.8791751","DOIUrl":null,"url":null,"abstract":"Photomask issues can result in shifted pattern defects printed on the wafer. In the case of sub-1x nm nodes, these pattern defects of interest (DOI) can be difficult for conventional optical inspections to detect. In this paper we present a case study of a new mask qualification for a MOL gate open (GO) contact mask layer. The new mask was introduced to compensate for a known open between trench silicide (TS) contact and GO. During qualification, a shift in the GO overlay was seen on one section of the wafer and suspected to be the cause of a TS-gate short. A Design of Experiments (DOE) was created to investigate if the issue was solely mask related or if it could be mitigated during processing (litho/etch). Physical mode e-beam inspection was used to monitor the DOE wafers, however the resolution of the e-beam inspection tool was not sufficient to conclusively classify the defects observed. A high resolution, high landing energy SEM defect review was introduced post e-beam inspection to better monitor the splits running as part of the DOE.","PeriodicalId":287541,"journal":{"name":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 30th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASMC.2019.8791751","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Photomask issues can result in shifted pattern defects printed on the wafer. In the case of sub-1x nm nodes, these pattern defects of interest (DOI) can be difficult for conventional optical inspections to detect. In this paper we present a case study of a new mask qualification for a MOL gate open (GO) contact mask layer. The new mask was introduced to compensate for a known open between trench silicide (TS) contact and GO. During qualification, a shift in the GO overlay was seen on one section of the wafer and suspected to be the cause of a TS-gate short. A Design of Experiments (DOE) was created to investigate if the issue was solely mask related or if it could be mitigated during processing (litho/etch). Physical mode e-beam inspection was used to monitor the DOE wafers, however the resolution of the e-beam inspection tool was not sufficient to conclusively classify the defects observed. A high resolution, high landing energy SEM defect review was introduced post e-beam inspection to better monitor the splits running as part of the DOE.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
通过物理电子束检查和高着陆能量扫描电镜对移位栅极接触问题的掩模鉴定:DI:缺陷检查和减少
光掩模问题可能导致晶圆片上印刷的图案移位缺陷。在sub-1x nm节点的情况下,这些感兴趣的图案缺陷(DOI)很难被传统的光学检测检测到。在本文中,我们提出了一个关于MOL栅极打开(GO)接触掩膜层的新掩膜资格的案例研究。引入新的掩膜是为了弥补沟槽硅化物(TS)接触和氧化石墨烯之间已知的开放。在鉴定过程中,在晶圆片的一个部分上发现了氧化石墨烯覆盖层的移位,并怀疑这是ts栅极短路的原因。实验设计(DOE)的创建是为了调查问题是否完全与掩模相关,或者是否可以在处理(光刻/蚀刻)期间减轻问题。采用物理模式电子束检测来监测DOE晶圆,但电子束检测工具的分辨率不足以对观察到的缺陷进行决定性分类。在电子束检查后,引入了高分辨率、高着陆能量的SEM缺陷检查,以更好地监控劈裂作为DOE的一部分运行。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Fast and accurate defect classification for CMP process monitoring A Deep Learning Model for Identification of Defect Patterns in Semiconductor Wafer Map The Etching of Silicon Nitride in Phosphoric Acid with Novel Single Wafer Processor Methods for RFSOI Damascene Tungsten Contact Etching Using High-Speed Video Analysis for Defect Investigation and Process Improvement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1