3D Global Interconnect Parameter ExtractoR for full-chip global critical path analysis

S. Oh, K. Okasaki, J. Moll, O. S. Nakagawa, N. Chang
{"title":"3D Global Interconnect Parameter ExtractoR for full-chip global critical path analysis","authors":"S. Oh, K. Okasaki, J. Moll, O. S. Nakagawa, N. Chang","doi":"10.1109/EPEP.1997.634036","DOIUrl":null,"url":null,"abstract":"A 3D Global Interconnect Parameter ExtractoR (GIPER) has been developed to provide a practical extraction tool for the full-chip global critical path analysis. It extracts the interconnect parameters (R,C) of a typical global interconnect within several minutes per net on a HP 9000/755 workstation within 5% accuracy compared to full 3D numerical simulations.","PeriodicalId":220951,"journal":{"name":"Electrical Performance of Electronic Packaging","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Electrical Performance of Electronic Packaging","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPEP.1997.634036","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

A 3D Global Interconnect Parameter ExtractoR (GIPER) has been developed to provide a practical extraction tool for the full-chip global critical path analysis. It extracts the interconnect parameters (R,C) of a typical global interconnect within several minutes per net on a HP 9000/755 workstation within 5% accuracy compared to full 3D numerical simulations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
3D全局互连参数提取器全芯片全局关键路径分析
开发了一种三维全局互连参数提取器(GIPER),为全芯片全局关键路径分析提供了实用的提取工具。与完整的3D数值模拟相比,它在HP 9000/755工作站上每网几分钟内提取典型全局互连的互连参数(R,C),精度为5%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Low-cost technique for reducing the simultaneous switching noise in sub-board packaging configurations Time domain multiconductor transmission line analysis using effective internal impedance Ultra low loss millimeter wave MCM interconnects Survey of model reduction techniques for analysis of package and interconnect models of high-speed designs Delta-I noise avoidance methodology for high performance chip designs [CMOS microprocessors]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1