M. Nagatani, H. Nosaka, K. Sano, K. Murata, K. Kurishima, M. Ida
{"title":"A 60-GS/s 6-Bit DAC in 0.5-µm InP HBT Technology for Optical Communications Systems","authors":"M. Nagatani, H. Nosaka, K. Sano, K. Murata, K. Kurishima, M. Ida","doi":"10.1109/CSICS.2011.6062479","DOIUrl":null,"url":null,"abstract":"This paper presents a 60-GS/s 6-bit digital-to-analog converter (DAC) for beyond-100-Gb/s/ch optical communications systems. The DAC was designed and fabricated using our in-house 0.5-im InP HBT technology, which yields a peak ft of 290 GHz, a peak fmax of 320 GHz, and a BVCEO of approximately 4 V. We used a simple R-2R ladder-based current-steering architecture to achieve both high-speed and low-power operation, and a timing alignment technique to suppress glitch noise and improve dynamic linearity. The DAC can provide clear multilevel signals for quadrature amplitude modulation (QAM) transmission at a sampling rate of up to 60 GS/s (60 Gbaud). To our knowledge, our DAC offers the highest sampling rate of any previously reported DAC, and it can be applied to 400-Gb/s/ch-class optical communications systems.","PeriodicalId":275064,"journal":{"name":"2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","volume":"65 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"31","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSICS.2011.6062479","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 31
Abstract
This paper presents a 60-GS/s 6-bit digital-to-analog converter (DAC) for beyond-100-Gb/s/ch optical communications systems. The DAC was designed and fabricated using our in-house 0.5-im InP HBT technology, which yields a peak ft of 290 GHz, a peak fmax of 320 GHz, and a BVCEO of approximately 4 V. We used a simple R-2R ladder-based current-steering architecture to achieve both high-speed and low-power operation, and a timing alignment technique to suppress glitch noise and improve dynamic linearity. The DAC can provide clear multilevel signals for quadrature amplitude modulation (QAM) transmission at a sampling rate of up to 60 GS/s (60 Gbaud). To our knowledge, our DAC offers the highest sampling rate of any previously reported DAC, and it can be applied to 400-Gb/s/ch-class optical communications systems.