Test structures for seed layer optimisation of electroplated ferromagnetic films

C. Dover, A. Ross, S. Smith, J. Terry, A. Mount, A. Walton
{"title":"Test structures for seed layer optimisation of electroplated ferromagnetic films","authors":"C. Dover, A. Ross, S. Smith, J. Terry, A. Mount, A. Walton","doi":"10.1109/ICMTS.2018.8383766","DOIUrl":null,"url":null,"abstract":"This paper presents a full wafer test structure, designed to quantify the effect of seed layer thickness and conductivity on the plating uniformity of patterned electroplated structures. The test structure enables the effect of IR drop on the electroplated film to be evaluated and provides information to help facilitate the optimisation of seed layer thickness.","PeriodicalId":271839,"journal":{"name":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2018.8383766","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a full wafer test structure, designed to quantify the effect of seed layer thickness and conductivity on the plating uniformity of patterned electroplated structures. The test structure enables the effect of IR drop on the electroplated film to be evaluated and provides information to help facilitate the optimisation of seed layer thickness.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
电镀铁磁薄膜种子层优化的试验结构
本文提出了一种全晶圆测试结构,旨在量化种子层厚度和电导率对图案电镀结构镀层均匀性的影响。测试结构可以评估IR下降对电镀膜的影响,并提供有助于优化种子层厚度的信息。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Measurement time reduction technique for input referred noise of dynamic comparator Test structures for debugging variation of critical devices caused by layout-dependent effects in FinFETs Test structure design for model-based electromigration Test structures to evaluate the impact of parasitic edge FET on circuits operating in weak inversion Quantitative model of CMOS inverter chain ring oscillator's effective capacitance and its improvements in 14nm FinFET technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1