Design of Combinational Digital Circuits Optimized with Ising Model and PSO Algorithm

Ying Li, Penglei Zhao, Bingrui Guo, Chenhui Zhao, Xiaojie Liu, Shan He, Donghui Guo
{"title":"Design of Combinational Digital Circuits Optimized with Ising Model and PSO Algorithm","authors":"Ying Li, Penglei Zhao, Bingrui Guo, Chenhui Zhao, Xiaojie Liu, Shan He, Donghui Guo","doi":"10.1109/asid52932.2021.9651723","DOIUrl":null,"url":null,"abstract":"Evolutionary circuit is an important part of electronic design automation. It is a kind of automatic circuit design system by intelligent algorithm, widely used in robot controller design, circuit design and other fields. Compared with other intelligent algorithms, Particle Swarm Optimization (PSO) has better performance in the process of circuit evolution, but it has the disadvantage of falling into local optimum easily during evolution, resulting in meaningless increase of computing resources. This paper proposes a hybrid algorithm based on Ising model and PSO algorithm for optimizing combinational logic circuits. The Ising model is a kind of stochastic process model describing the material phase transition and has the property that it can accept a worse solution than the current one with a certain probability, which can increase the diversity of particles and avoid particles trapped in local optima point during the evolutionary process. Experimental results show that the hybrid algorithm has better performance in terms of computational complexity and circuit area.","PeriodicalId":150884,"journal":{"name":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/asid52932.2021.9651723","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Evolutionary circuit is an important part of electronic design automation. It is a kind of automatic circuit design system by intelligent algorithm, widely used in robot controller design, circuit design and other fields. Compared with other intelligent algorithms, Particle Swarm Optimization (PSO) has better performance in the process of circuit evolution, but it has the disadvantage of falling into local optimum easily during evolution, resulting in meaningless increase of computing resources. This paper proposes a hybrid algorithm based on Ising model and PSO algorithm for optimizing combinational logic circuits. The Ising model is a kind of stochastic process model describing the material phase transition and has the property that it can accept a worse solution than the current one with a certain probability, which can increase the diversity of particles and avoid particles trapped in local optima point during the evolutionary process. Experimental results show that the hybrid algorithm has better performance in terms of computational complexity and circuit area.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用Ising模型和粒子群算法优化组合数字电路的设计
进化电路是电子设计自动化的重要组成部分。它是一种通过智能算法实现的自动电路设计系统,广泛应用于机器人控制器设计、电路设计等领域。与其他智能算法相比,粒子群算法在电路进化过程中具有更好的性能,但其缺点是在进化过程中容易陷入局部最优,导致计算资源的无谓增加。提出了一种基于Ising模型和粒子群算法的组合逻辑电路优化混合算法。Ising模型是一种描述材料相变的随机过程模型,具有可以以一定概率接受比当前解差的解的特性,可以增加粒子的多样性,避免粒子在进化过程中被困在局部最优点。实验结果表明,该混合算法在计算复杂度和电路面积方面具有更好的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Approximate Adder Design Based on Inexact Full Adders A Single Event Effect Simulation Method for RISC-V Processor A Precise 3D Positioning Approach Based on UWB with Reduced Base Stations Digital Decimation Filter Design for a 3rd-Order Sigma-Delta Modulator with Achieving 129 dB SNR VLSI Architecture Design for Adder Convolution Neural Network Accelerator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1