Zn-doped Zr oxynitride as charge-trapping layer for flash memory applications

Q. Tao, P. Lai
{"title":"Zn-doped Zr oxynitride as charge-trapping layer for flash memory applications","authors":"Q. Tao, P. Lai","doi":"10.1109/EDSSC.2013.6628064","DOIUrl":null,"url":null,"abstract":"In this work, we proposed Zn-doped Zr oxynitride (ZrZnON) as a new charge-trapping layer for flash memory applications and investigated its memory characteristics based on the capacitor structure of Al/Al2O3/ZrZnON/SiO2/Si. The high-K dielectric film, ZrON, was used as the control group. The effects of incorporating ZnO in ZrON were studied by comparing the differences of memory properties between the two charge-trapping layers. Measured data showed that the memory device containing ZrZnON had much larger C-V hysteresis window, higher programming/erasing speeds and much better charge retention properties than the one containing ZrON. These improvements should result from charge traps created by ZnO incorporation and deeper quantum wells built by the band-gap alignment of ZrZnON to the SiO2 tunnel layer and Al2O3 blocking layer.","PeriodicalId":333267,"journal":{"name":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2013.6628064","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

In this work, we proposed Zn-doped Zr oxynitride (ZrZnON) as a new charge-trapping layer for flash memory applications and investigated its memory characteristics based on the capacitor structure of Al/Al2O3/ZrZnON/SiO2/Si. The high-K dielectric film, ZrON, was used as the control group. The effects of incorporating ZnO in ZrON were studied by comparing the differences of memory properties between the two charge-trapping layers. Measured data showed that the memory device containing ZrZnON had much larger C-V hysteresis window, higher programming/erasing speeds and much better charge retention properties than the one containing ZrON. These improvements should result from charge traps created by ZnO incorporation and deeper quantum wells built by the band-gap alignment of ZrZnON to the SiO2 tunnel layer and Al2O3 blocking layer.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
掺锌氧化氮化锆作为电荷捕获层在快闪存储器中的应用
在这项工作中,我们提出了锌掺杂氧化氮化锆(ZrZnON)作为一种新的电荷捕获层用于闪存应用,并基于Al/Al2O3/ZrZnON/SiO2/Si的电容器结构研究了其存储特性。以高k介电膜ZrON作为对照组。通过比较两种电荷捕获层的记忆性能差异,研究了ZnO对ZrON的影响。测量数据表明,与ZrON相比,ZrZnON具有更大的C-V滞后窗口、更高的编程/擦除速度和更好的电荷保留性能。这些改进可能是由于ZnO掺入产生的电荷陷阱和ZrZnON与SiO2隧道层和Al2O3阻挡层的带隙排列所建立的更深的量子阱。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 116-dB CMOS op amp with repetitive gain boosting and subthreshold operation A novel design of super-capcitor based on black silicon with atomic layer deposition Analysis on the CTLM and LTLM applicability for GaN HEMTs structure alloyed ohmic contact resistance evaluation A PWM controller with table look-up for DC-DC class E buck/boost conversion Failure analysis of output stage due to ESD stress in submicron CMOS technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1