An improved memristor-CMOS XOR logic gate and a novel full adder

Xiaoping Wang, Ran Yang, Qiao Chen, Z. Zeng
{"title":"An improved memristor-CMOS XOR logic gate and a novel full adder","authors":"Xiaoping Wang, Ran Yang, Qiao Chen, Z. Zeng","doi":"10.1109/ICACI.2017.7974477","DOIUrl":null,"url":null,"abstract":"This brief proposes an improved XOR logic gate and a novel full adder. The presented XOR has simple structure which consists of 2 CMOS transistors and 4 memristors, and it reduces 4 CMOS transistors compared with the previous. In addition, the novel full adder consists of 7 CMOS transistors and 10 memristors. This novel full adder reduces 8 CMOS transistors and 2 memristors, which means the size of the circuit is smaller and power consumption is lower. Through analysis and simulation, the feasibilities of the improved XOR logic gate and novel full adder are demonstrated.","PeriodicalId":260701,"journal":{"name":"2017 Ninth International Conference on Advanced Computational Intelligence (ICACI)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 Ninth International Conference on Advanced Computational Intelligence (ICACI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICACI.2017.7974477","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

This brief proposes an improved XOR logic gate and a novel full adder. The presented XOR has simple structure which consists of 2 CMOS transistors and 4 memristors, and it reduces 4 CMOS transistors compared with the previous. In addition, the novel full adder consists of 7 CMOS transistors and 10 memristors. This novel full adder reduces 8 CMOS transistors and 2 memristors, which means the size of the circuit is smaller and power consumption is lower. Through analysis and simulation, the feasibilities of the improved XOR logic gate and novel full adder are demonstrated.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个改进的忆阻器- cmos异或逻辑门和一个新的全加法器
本文提出了一种改进的异或逻辑门和一种新的全加法器。该XOR结构简单,由2个CMOS晶体管和4个忆阻器组成,比以前减少了4个CMOS晶体管。此外,新型全加法器由7个CMOS晶体管和10个忆阻器组成。这种新颖的全加法器减少了8个CMOS晶体管和2个忆阻器,这意味着电路的尺寸更小,功耗更低。通过分析和仿真,验证了改进的异或逻辑门和新型全加法器的可行性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Blood vessel segmentation in retinal images using echo state networks Global mean square exponential synchronization of stochastic neural networks with time-varying delays Navigation of mobile robot with cooperation of quadcopter Impact of grey wolf optimization on WSN cluster formation and lifetime expansion The optimization of vehicle routing of communal waste in an urban environment using a nearest neighbirs' algorithm and genetic algorithm: Communal waste vehicle routing optimization in urban areas
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1