New broadband equalizer optimization technique for digital system designs

Abstract

In this paper, a novel broadband equalizer optimization technique is introduced for digital system designs. Through effectively compensating both conductor loss and dielectric loss, this technique provides a new solution to find optimal equalizer for high speed signaling over printed circuit board (PCB) with continuous time linear equalizer (CTLE) as an application. Simulation results are presented to validate the technique.