LMS Based Ultra-Fast Non Linearity Test and Calibration Method for High-speed and High-Resolution ADC

Ting Li, Yabo Ni, Yong Zhang, Chao Chen
{"title":"LMS Based Ultra-Fast Non Linearity Test and Calibration Method for High-speed and High-Resolution ADC","authors":"Ting Li, Yabo Ni, Yong Zhang, Chao Chen","doi":"10.1109/asid52932.2021.9651698","DOIUrl":null,"url":null,"abstract":"This paper presents an LMS(Least Mean Square) based nonlinear error extraction and calibration algorithm for pipeline ADC(analog-to-digital converter ). In this algorithm, the nonlinear error of ADC is treated as the internal error of each stage and the gain error between stages. When testing, a known high quality signal is sent to the ADC and the error parameters are calculated using the digital output codes. Compared to traditional histogram testing, this method using much fewer samples. During calibration, the method proposed in this paper is used to eliminate the nonlinear error digitally from the digital output code of ADC. Only 4000 samples were used, the non linearity of the 14-bit high speed high resolution pipeline ADC can be extracted and removed so that the ADC can achieve less than 1.5 least significant bit (LSB) integral nonlinearity (INL) which is reduced by 78%. The measurement results illustrates the effectiveness of the method, after calibration, the ADC signal to noise and distortion ratio (SINAD) is improved from 65dBFS to 69dBFS and the spurious-free dynamic range (SFDR) is improved from 75dBFS to 92dBFS. The algorithm proposed in this paper is especially suitable for multistage ADC and can also be used for all types of ADCs.","PeriodicalId":150884,"journal":{"name":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/asid52932.2021.9651698","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents an LMS(Least Mean Square) based nonlinear error extraction and calibration algorithm for pipeline ADC(analog-to-digital converter ). In this algorithm, the nonlinear error of ADC is treated as the internal error of each stage and the gain error between stages. When testing, a known high quality signal is sent to the ADC and the error parameters are calculated using the digital output codes. Compared to traditional histogram testing, this method using much fewer samples. During calibration, the method proposed in this paper is used to eliminate the nonlinear error digitally from the digital output code of ADC. Only 4000 samples were used, the non linearity of the 14-bit high speed high resolution pipeline ADC can be extracted and removed so that the ADC can achieve less than 1.5 least significant bit (LSB) integral nonlinearity (INL) which is reduced by 78%. The measurement results illustrates the effectiveness of the method, after calibration, the ADC signal to noise and distortion ratio (SINAD) is improved from 65dBFS to 69dBFS and the spurious-free dynamic range (SFDR) is improved from 75dBFS to 92dBFS. The algorithm proposed in this paper is especially suitable for multistage ADC and can also be used for all types of ADCs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于LMS的高速高分辨率ADC超快速非线性测试与校准方法
提出了一种基于LMS(最小均方)的流水线模数转换器非线性误差提取与标定算法。该算法将ADC的非线性误差处理为各级内部误差和级间增益误差。测试时,将已知的高质量信号发送到ADC,并使用数字输出代码计算误差参数。与传统的直方图测试相比,该方法使用的样本更少。在标定过程中,采用本文提出的方法对ADC数字输出码中的非线性误差进行数字消除。在仅使用4000个采样的情况下,对14位高速高分辨率流水线ADC的非线性进行提取和去除,使ADC实现小于1.5 LSB (least significant bit)的积分非线性(INL),降低了78%。测量结果表明了该方法的有效性,校正后的ADC信噪比和失真比(SINAD)从65dBFS提高到69dBFS,无杂散动态范围(SFDR)从75dBFS提高到92dBFS。本文提出的算法特别适用于多级ADC,也可用于所有类型的ADC。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Approximate Adder Design Based on Inexact Full Adders A Single Event Effect Simulation Method for RISC-V Processor A Precise 3D Positioning Approach Based on UWB with Reduced Base Stations Digital Decimation Filter Design for a 3rd-Order Sigma-Delta Modulator with Achieving 129 dB SNR VLSI Architecture Design for Adder Convolution Neural Network Accelerator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1