Towards a sub-2.5V, 100-Gb/s Serial Transceiver

S. Voinigescu, R. Aroca, T. Dickson, S. Nicolson, T. Chalvatzis, P. Chevalier, P. Garcia, C. Gamier, B. Sautreuil
{"title":"Towards a sub-2.5V, 100-Gb/s Serial Transceiver","authors":"S. Voinigescu, R. Aroca, T. Dickson, S. Nicolson, T. Chalvatzis, P. Chevalier, P. Garcia, C. Gamier, B. Sautreuil","doi":"10.1109/CICC.2007.4405776","DOIUrl":null,"url":null,"abstract":"This paper describes first a half-rate, 2.5-V, 1.4-W, 87-Gb/s transmitter with on-chip PLL fabricated in a production 130-nm SiGe BiCMOS process. Next, the most critical blocks required for the implementation of a full-rate 100-Gb/s serial transceiver are explored. State-of-the art 105-GHz, SiGe HBT static frequency dividers and VCOs operating from 2.5-V supply, as well as 65-nm CMOS, 1.2-V, 90-GHz static frequency dividers, low-phase noise VCOs, and 100-GHz clock distribution network amplifiers are fully characterized over power supply and process spread, and over temperature up to 100degC. Inductor and transformer modeling and scaling beyond 200 GHz in nanoscale CMOS and SiGe BiCMOS technologies, are also described.","PeriodicalId":130106,"journal":{"name":"2007 IEEE Custom Integrated Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"20","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.2007.4405776","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 20

Abstract

This paper describes first a half-rate, 2.5-V, 1.4-W, 87-Gb/s transmitter with on-chip PLL fabricated in a production 130-nm SiGe BiCMOS process. Next, the most critical blocks required for the implementation of a full-rate 100-Gb/s serial transceiver are explored. State-of-the art 105-GHz, SiGe HBT static frequency dividers and VCOs operating from 2.5-V supply, as well as 65-nm CMOS, 1.2-V, 90-GHz static frequency dividers, low-phase noise VCOs, and 100-GHz clock distribution network amplifiers are fully characterized over power supply and process spread, and over temperature up to 100degC. Inductor and transformer modeling and scaling beyond 200 GHz in nanoscale CMOS and SiGe BiCMOS technologies, are also described.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
迈向2.5 v以下,100gb /s串行收发器
本文首先介绍了一种半速率、2.5 v、1.4 w、87gb /s的片上锁相环发射机,采用130纳米SiGe BiCMOS工艺生产。接下来,探讨了实现全速率100 gb /s串行收发器所需的最关键模块。最先进的105 ghz、SiGe HBT静态分频器和2.5 v电源下的压控振荡器,以及65纳米CMOS、1.2 v、90 ghz静态分频器、低相位噪声压控振荡器和100 ghz时钟分配网络放大器,在电源和工艺扩展以及高达100℃的温度下都具有充分的特点。还描述了纳米级CMOS和SiGe BiCMOS技术中电感器和变压器的建模和超过200 GHz的缩放。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A Real-Time Feedback Controlled Hearing Aid Chip with Reference Ear Model An 81.6 GOPS Object Recognition Processor Based on NoC and Visual Image Processing Memory A Time-Interleaved Track & hold in 0.13 μm CMOS sub-sampling a 4 GHz signal with 43 dB SNDR Low-Power CMOS Energy Detection Transceiver for UWB Impulse Radio System An Embedded 8-bit RISC Controller for Yield Enhancement of the 90-nm PRAM
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1