A new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis

Kazuki Shigeta, T. Ishiyama
{"title":"A new path tracing algorithm with dynamic circuit extraction for sequential circuit fault diagnosis","authors":"Kazuki Shigeta, T. Ishiyama","doi":"10.1109/VTEST.1998.670848","DOIUrl":null,"url":null,"abstract":"The authors propose a new diagnosis technique based on path tracing, which diagnoses fault locations in a sequential circuit by extracting combinational circuit blocks dynamically and tracing error propagation paths from failed primary outputs to fault origins. The dynamic circuit extraction reduces analysis area, which is suitable for a large circuit. By applying this technique to several ISCAS'89 benchmark circuits, the authors demonstrated that this technique could localize faults into 20 candidates within four hours.","PeriodicalId":128521,"journal":{"name":"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)","volume":"6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VTEST.1998.670848","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The authors propose a new diagnosis technique based on path tracing, which diagnoses fault locations in a sequential circuit by extracting combinational circuit blocks dynamically and tracing error propagation paths from failed primary outputs to fault origins. The dynamic circuit extraction reduces analysis area, which is suitable for a large circuit. By applying this technique to several ISCAS'89 benchmark circuits, the authors demonstrated that this technique could localize faults into 20 candidates within four hours.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新的动态电路提取路径跟踪算法用于时序电路故障诊断
提出了一种基于路径跟踪的时序电路故障诊断方法,通过动态提取组合电路块,跟踪故障主输出到故障源的错误传播路径,对时序电路中的故障位置进行诊断。动态电路提取减少了分析面积,适用于大型电路。通过将该技术应用于几个ISCAS'89基准电路,作者证明了该技术可以在4小时内定位到20个候选故障。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An approach to modeling and testing memories and its application to CAMs Novel single and double output TSC Berger code checkers A novel routing algorithm for MCM substrate verification using single-ended probe Towards simultaneous delay-fault built-in self-test and partial-scan insertion Implications of voltage and dimension scaling on CMOS testing: the multidimensional testing paradigm
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1